PCI2050 datasheet(38/81 Pages) TI

38 / 81 page

3–14

Table 3–5. Boundary Scan Terminal Order (continued)

BOUNDARY SCAN

PDV TERMINAL

NUMBER

GHK TERMINAL

NUMBER

TERMINAL NAME

GROUP DISABLE

BOUNDARY-SCAN

CELL TYPE

139

119

M15

P_AD2

142

Bidirectional

140

121

M18

P_AD1

142

Bidirectional

141

122

M19

P_AD0

142

Bidirectional

142

–

143

126

L15

MSK_IN

–

Input

144

–

Control

145

127

L14

HS_ENUM

144

Output

146

128

K19

HS_LED

144

Output

3.16 GPIO Interface

The PCI2050 implements a four-terminal general-purpose I/O interface. Besides functioning as a general-purpose

I/O interface, the GPIO terminals can be used to read in the secondary clock mask and to stop the bridge from

accepting I/O and memory transactions.

3.16.1 Secondary Clock Mask

The PCI2050 uses GPIO0, GPIO2, and MSK_IN to shift in the secondary clock mask from an external shift register.

Bit 15

MSK_IN

Bit 14 Bit 13 Bit 12 Bit 11 Bit 10

Bit 9

Bit 8

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

GPIO2

GPIO0

P_RST

S_RST

Figure 3–6. Clock Mask Read Timing After Reset

Table 3–6. Clock Mask Data Format

BIT

CLOCK

[0:1]

S_CLKOUT0

[2:3]

S_CLKOUT1

[4:5]

S_CLKOUT2

[6:7]

S_CLKOUT3

S_CLKOUT4

S_CLKOUT5

S_CLKOUT6

S_CLKOUT7

S_CLKOUT8

S_CLKOUT9 (PCI2050 S_CLK input)

[14:15]

Reserved

PCI2050 bảng dữ liệu(PDF) 38 Page - Texas Instruments

PCI2050 bảng dữ liệu(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL