công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PCI2050 bảng dữ liệu(PDF) 69 Page - Texas Instruments

tên linh kiện PCI2050
Giải thích chi tiết về linh kiện  PCI-TO-PCI BRIDGE
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

PCI2050 bảng dữ liệu(HTML) 69 Page - Texas Instruments

Back Button PCI2050 Datasheet HTML 65Page - Texas Instruments PCI2050 Datasheet HTML 66Page - Texas Instruments PCI2050 Datasheet HTML 67Page - Texas Instruments PCI2050 Datasheet HTML 68Page - Texas Instruments PCI2050 Datasheet HTML 69Page - Texas Instruments PCI2050 Datasheet HTML 70Page - Texas Instruments PCI2050 Datasheet HTML 71Page - Texas Instruments PCI2050 Datasheet HTML 72Page - Texas Instruments PCI2050 Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 81 page
background image
5–13
5.18 Hot Swap Control Status Register
The hot swap control status register contains control and status information for CPCI hot swap resources.
Bit
7
6
5
4
3
2
1
0
Name
Hot swap control status
Type
R
R
R
R
R/W
R
R/W
R
Default
0
0
0
0
0
0
0
0
Register:
Hot swap control status
Type:
Read-only, Read/Write
Offset:
E6h
Default:
00h
Table 5–13. Hot Swap Control Status Register
BIT
TYPE
FUNCTION
7
R
ENUM insertion status. When set, the ENUM output is driven by the PCI2050. This bit defaults to 0, and will be set after
a PCI reset occurs, the pre-load of serial ROM is complete, the ejector handle is closed, and bit 6 is 0. Thus, this bit is set
following an insertion when the board implementing the PCI2050 is ready for configuration. This bit cannot be set under
software control.
6
R
ENUM extraction status. When set, the ENUM output is driven by the PCI2050. This bit defaults to 0, and is set when the
ejector handle is opened and bit 7 is 0. Thus, this bit is set when the board implementing the PCI2050 is about to be removed.
This bit cannot be set under software control.
5–4
R
Reserved. Bits 5 and 4 return 0s when read.
3
R/W
LED ON/OFF. This bit defaults to 0, and controls the external LED indicator (HSLED) under normal conditions. However,
for a duration following a PCI_RST, the HSLED output is driven high by the PCI2050 and this bit will be ignored. When this
bit is interpreted, a 1 will cause HSLED high and a 0 will cause HSLED low.
Following PCI_RST, the HSLED output is driven high by the PCI2050 until the ejector handle is closed. When these
conditions are met, the HSLED is under software control via this bit.
2
R
Reserved. Bit 2 returns 0 when read.
1
R/W
ENUM interrupt mask. This bit allows the HSENUM output to be masked by software. Bits 6 and 7 are set independently
from this bit.
0 = Enable HSENUM output
1 = Mask HSENUM output
0
R
Reserved. Bit 0 returns 0 when read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com