PCI2050 datasheet(76/81 Pages) TI

76 / 81 page

6–6

6.7

Parameter Measurement Information

† CLOAD includes the typical load-circuit distributed capacitance.

CLOAD

Test

Point

Timing

Input

(see Note A )

Out-of-Phase

Output

tpd

50% VCC

VCC

0 V

VOL

tsu

VOH

VOL

High-Level

Input

Low-Level

Input

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

LOAD CIRCUIT

VOLTAGE WAVEFORMS

SETUP AND HOLD TIMES

INPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS

PULSE DURATION

tpd

VLOAD

IOH

IOL

From Output

Under Test

90% VCC

10% VCC

Output

Control

(low-level

enabling)

Waveform 1

(see Note B)

Waveform 2

(see Note B)

VOL

VOH

VOH – 0.3 V

tPZL

tPZH

tPLZ

tPHZ

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

VOL + 0.3 V

0 V

≈ 50% VCC

ten

tdis

tpd

tPZH

tPZL

tPHZ

tPLZ

CLOAD†

(pF)

IOL

(mA)

TIMING

PARAMETER

–8

1.5

‡

–8

LOAD CIRCUIT PARAMETERS

= 50

Ω, where VOL = 0.6 V, IOL = 8 mA

IOL

‡ VLOAD –VOL

IOH

(mA)

VLOAD

(V)

Data

Input

In-Phase

Output

Input

(see Note A)

VCC

50% VCC

VCC

50% VCC

VCC

50% VCC

NOTES: A. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by pulse generators having the

following characteristics: PRR = 1 MHz, ZO = 50 Ω, tr ≤ 6 ns, tf ≤ 6 ns.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. For tPLZ and tPHZ, VOL and VOH are measured values.

50% VCC

Figure 6–1. Load Circuit and Voltage Waveforms

PCI2050 bảng dữ liệu(PDF) 76 Page - Texas Instruments

PCI2050 bảng dữ liệu(HTML) 76 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL