FXLS93421 datasheet(105/254 Pages) NXP

105 / 254 page

NXP Semiconductors

FXLS9xxxx

Dual channel inertial sensor

11.3 OTP and read/write register array CRC verification

11.3.1 NXP OTP registers

The following registers are internal OTP registers. These registers are verified by the

OTP ECC as well as an independent 4-bit CRC for each 16 byte block.

Memory type codes

User readable register with OTP

Table 196. Memory type code: NXP OTP register

11.3.2 User OTP only registers

The following registers are user OTP registers. These registers are verified by the OTP

ECC as well as an independent 4-bit CRC for each 16 byte block. The CRC verification

uses a generator polynomial of g(x) = X4 + X3 + 1, with a seed value = '0000'. The bits

are fed into the CRC calculation from right to left (MSB first) and from top to bottom

(lowest address first) in the register map.

Memory type codes

UF0

One time user programmable OTP region 0

UF1

One time user programmable OTP region 1

Table 197. Memory type code: User OTP register

11.3.3 OTP modifiable registers

The following registers are user read/write registers as well as OTP registers with

writable mirror registers. The OTP registers are verified by the OTP ECC as well as an

independent 4-bit CRC stored in the CRC_UF2 register.

The values read from OTP can be over-written while ENDINIT is not set. Once ENDINIT

is set, the writable registers (all registers in the R/W and UF2 regions with the exception

of the DEVLOCK_WR register) are verified by an additional continuous 4-bit CRC that is

calculated on the entire array. The CRC verification uses a generator polynomial of g(x) =

X4+X3+1, with a seed value = '0000'. The bits are fed into the CRC calculation from right

to left (MSB first) and from top to bottom (lowest address first) in the register map.

Registers verified by the OTP CRC:

Memory type codes

UF2

One time user programmable OTP region 3 with modifiable mirror registers

Table 198. Memory type code: CRC verified OTP registers

Registers verified by the ENDINIT calculated CRC:

Memory type codes

UF2

One time user programmable OTP region 3 with modifiable mirror registers

R/W

User writable register, with the exception of the DEVLOCK_WR register

Table 199. Memory type code: ENDINIT CRC verified OTP registers

FXLS9xxxx

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 8 February 2021

105 / 254

FXLS93421 bảng dữ liệu(PDF) 105 Page - NXP Semiconductors

FXLS93421 bảng dữ liệu(HTML) 105 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL