FXLS93421 datasheet(92/254 Pages) NXP

92 / 254 page

NXP Semiconductors

FXLS9xxxx

Dual channel inertial sensor

11.2.30 Offset cancellation user configuration register (OC_PHASE_CFG)

The offset cancellation user configuration register is a user programmable read/write

included in the read/write array error detection.

This register is readable and writable in DSI3 mode, SPI mode, I2C mode or PSI5

Programming Mode.

Location

Bit

Address

$50

OC_PHASE_CFG CH0_OCFINAL CH1_OCFINAL

RESERVED

Unprogrammed OTP Value

Table 164. Offset cancellation user configuration register (OC_PHASE_CFG)

11.2.30.1 Channel 0 and Channel 1 offset cancellation final phase control bit (CH0_OCFINAL,

CH1_OCFINAL)

The channel 0 offset cancellation final phase control bit provides the option for the user to

control the final offset cancellation phase for normal mode as shown in Table 165.

CH0_

OCFINAL

Channel 0 offset cancellation final phase for normal mode

Phase 6 (a or b) as specified in the table in Section 11.6.4.6

Phase 5 as specified in the table in Section 11.6.4.6

(Rate Limiting is always bypassed)

Table 165. Channel 0 offset cancellation final phase control bit (CH0_OCFINAL,

CH1_OCFINAL)

The channel 1 offset cancellation final phase control bit provides the option for the user to

control the final offset cancellation phase for normal mode as shown in Table 166.

CH1_

OCFINAL

Channel 1 offset cancellation final phase for normal mode

Phase 6 (a or b) as specified in the table in Section 11.6.4.6

Phase 5 as specified in the table in Section 11.6.4.6

(Rate Limiting is always bypassed)

Table 166. Channel 1 offset cancellation final phase control bit (CH0_OCFINAL,

CH1_OCFINAL)

11.2.31 User offset calibration registers (Chx_U_OFFSET_L, Chx_U_OFFSET_H)

The user offset calibration registers contain a user programmable 16-bit signed offset

correction value for the sensor data.

These registers can be written during initialization but are locked once the ENDINIT bit

is set. Refer to Section 11.2.6. The registers are included in the read/write array error

detection.

FXLS9xxxx

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 8 February 2021

92 / 254

FXLS93421 bảng dữ liệu(PDF) 92 Page - NXP Semiconductors

FXLS93421 bảng dữ liệu(HTML) 92 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL