FXLS93421 datasheet(89/254 Pages) NXP

89 / 254 page

NXP Semiconductors

FXLS9xxxx

Dual channel inertial sensor

OC_LIMIT[2:0]

Post PSI5 self-test offset limits

0x0

The post PSI5 self-test offset test is disabled.

0x1

± 2 LSB, 10-bit

0x2

± 4 LSB, 10-bit

0x3

± 6 LSB, 10-bit

0x4

± 8 LSB, 10-bit

0x5

± 10 LSB, 10-bit

0x6

± 12 LSB, 10-bit

0x7

± 14 LSB, 10-bit

Table 154. Offset cancellation test limit bits (OC_LIMIT[2:0])

11.2.27.3 DSP disable bit (DSP_DIS)

The DSP disable bit provides the option for the user to disable the clocking to the DSP if

sensor data from the associated channel is not used.

DSP_DIS

DSP status

DSP operational as specified

DSP clocking disabled. Sensor data is readable but will not be updated by the DSP

even when self-test is enabled

Table 155. DSP disable bit (DSP_DIS)

Care must be taken to ensure the DSP is not disabled for sources that are enabled.

11.2.28 Channel 0 and Channel 1 arming configuration registers (CH0_ARM_CFG,

CH1_ARM_CFG)

The arming configuration registers contain configuration information for the arming

function. The values in these registers are only relevant if the arming function is operating

in moving average mode, or count mode.

Note: The arming function is reset on a change to the CHx_ARM_CFG bits. This

includes the downsampling state and all history registers.

These registers can be written during initialization but are locked once the ENDINIT bit

is set. Refer to Section 11.2.6. The registers are included in the read/write array error

detection.

Location

Bit

Address

$45

CH0_ARM_CFG

ARM_DS[1:0]

ARM_PS[1:0]

ARM_WS_N[1:0]

ARM_WS_P[1:0]

$4D

CH1_ARM_CFG

ARM_DS[1:0]

ARM_PS[1:0]

ARM_WS_N[1:0]

ARM_WS_P[1:0]

Unprogrammed OTP Value

Table 156. Channel 0 and Channel 1 arming configuration registers (CH0_ARM_CFG, CH1_ARM_CFG)

11.2.28.1 Arming function down sampling selection bits (ARM_DS[1:0])

The arming function down sampling selection bits select the down sample rate for the

arming function. See Section 11.9.4.

FXLS9xxxx

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 8 February 2021

89 / 254

FXLS93421 bảng dữ liệu(PDF) 89 Page - NXP Semiconductors

FXLS93421 bảng dữ liệu(HTML) 89 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL