FXLS93421 datasheet(53/254 Pages) NXP

53 / 254 page

NXP Semiconductors

FXLS9xxxx

Dual channel inertial sensor

2. Write 0x40 to the WRITE_OTP_EN register to set the MARGIN_RD_EN bit. This

initiates the OTP margin read test which completes the sequence listed in steps a

through i.

a. The UF2 block is read. The ECC is checked for double bit errors and the CRC

is verified. If an ECC error or CRC error exists or if UF2 block is unlocked, the

MARGIN_RD_ERR bit is set and the test is terminated.

b. A margin read low test is run with the read threshold reduced by 25 %. The data

is checked against the expected values in the mirror registers. If a double bit ECC

error or data comparison mismatch occurs, the MARGIN_RD_ERR bit is set and

the test is terminated.

c. A margin read high test is run with the read threshold increased by 25 %. The data

is checked against the expected values in the mirror registers. If a double bit error

or data comparison mismatch occurs, the MARGIN_RD_ERR bit is set and the test

is terminated.

d. The UF0 block is read. The ECC is checked for double bit errors and the CRC

is verified. If an ECC error or CRC error exists or if UF0 block is unlocked, the

MARGIN_RD_ERR bit is set and the test is terminated.

e. A margin read low test is run with the read threshold reduced by 25 %. The data

is checked against the expected values in the mirror registers. If a double bit ECC

error or data comparison mismatch occurs, the MARGIN_RD_ERR bit is set and

the test is terminated.

f. A margin read high test is run with the read threshold increased by 25 %. The data

is checked against the expected values in the mirror registers. If a double bit error

or data comparison mismatch occurs, the MARGIN_RD_ERR bit is set and the test

is terminated.

g. The UF1 block is read. The ECC is checked for double bit errors and the CRC

is verified. If an ECC error or CRC error exists or if UF1 block is unlocked, the

MARGIN_RD_ERR bit is set and the test is terminated.

h. A margin read low test is run with the read threshold reduced by 25 %. The data

is checked against the expected values in the mirror registers. If a double bit ECC

error or data comparison mismatch occurs, the MARGIN_RD_ERR bit is set and

the test is terminated.

i. A margin read high test is run with the read threshold increased by 25 %. The data

is checked against the expected values in the mirror registers. If a double bit error

or data comparison mismatch occurs, the MARGIN_RD_ERR bit is set and the test

is terminated.

3. Read the MREAD_STAT register to confirm that the MARGIN_RD_ACT bit is set and

the MARGIN_RD_ERR bit is cleared.

4. Delay 1.5 ms minimum.

5. Read the MREAD_STAT register to confirm that the MARGIN_RD_ACT bit is cleared.

Check the state of the MARGIN_RD_ERR bit.

• If the MARGIN_RD_ERR bit is cleared, the margin read test passed.

• If the MARGIN_RD_ERR bit is set, the margin read test failed.

6. When the test is complete, the MARGIN_RD_EN bit is cleared.

7. When the test is complete and the MREAD_STAT register has been read, the

MARGIN_RD_ACT and the MARGIN_RD_ERR bit are cleared.

The user enabled OTP margin read test can only be enabled when the ENDINIT bit is not

set.

FXLS9xxxx

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 8 February 2021

53 / 254

FXLS93421 bảng dữ liệu(PDF) 53 Page - NXP Semiconductors

FXLS93421 bảng dữ liệu(HTML) 53 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL