FXLS93421 datasheet(80/254 Pages) NXP

80 / 254 page

NXP Semiconductors

FXLS9xxxx

Dual channel inertial sensor

Location

Bit

Address

$40

CH0_CFG_U1

LPF[3:0]

SAMPLERATE[1:0]

USER_SNS_SHIFT[1:0]

$48

CH1_CFG_U1

LPF[3:0]

SAMPLERATE[1:0]

USER_SNS_SHIFT[1:0]

Unprogrammed OTP Value

Table 137. Channel 0 and Channel 1 user configuration #1 registers (CH0_CFG_U1, CH1_CFG_U1)

11.2.23.1 Low-pass filter and sample rate selection bits (LPF[3:0], SAMPLERATE[1:0])

The low-pass filter selection bits and sample rate bits select the low-pass filter for the

associated channel. See Section 11.6.4.4 for details regarding the low-pass filter.

Low-pass filter type

SAMPLERATE = 00, 01

SAMPLERATE = 10

SAMPLERATE = 11

LPF[3]

LPF[2]

LPF[1]

LPF[0]

16 µs

32 µs

64 µs

400 Hz, 4-Pole

200 Hz, 4-Pole

100 Hz, 4-Pole

400 Hz, 3-Pole

200 Hz, 3-Pole

100 Hz, 3-Pole

400 Hz, 4-Pole

200 Hz, 4-Pole

100 Hz, 4-Pole

400 Hz, 3-Pole

200 Hz, 3-Pole

100 Hz, 3-Pole

325 Hz, 3-Pole

162.5 Hz, 3-Pole

81.25 Hz, 3-Pole

370 Hz, 2-Pole

185 Hz, 2-Pole

92.5 Hz, 2-Pole

180 Hz, 2-Pole

90 Hz, 2-Pole

45 Hz, 2-Pole

100 Hz, 2-Pole

50 Hz, 2-Pole

25 Hz, 2-Pole

1500 Hz, 4-Pole

750 Hz, 4-Pole

375 Hz, 4-Pole

500 Hz, 3-Pole

250 Hz, 3-Pole

125 Hz, 3-Pole

800 Hz, 4-Pole

400 Hz, 4-Pole

200 Hz, 4-Pole

1200 Hz, 4-Pole

600 Hz, 4-Pole

300 Hz, 4-Pole

120 Hz, 3-Pole

60 Hz, 3-Pole

30 Hz, 3-Pole

20 kHz, 2-Pole

10 kHz, 2-Pole

5 kHz, 2-Pole

120 Hz, 2-Pole

60 Hz, 2-Pole

30 Hz, 2-Pole

50 Hz, 4-Pole

25 Hz, 4-Pole

12.5 Hz, 4-Pole

Table 138. Low-pass filter and sample rate selection bits (LPF[3:0], SAMPLERATE[1:0])

Changes to these register bits reset the DSP data path. The contents of the SNSDATA_x

registers are not guaranteed until the DSP has completed initialization as specified in

Section 10.20. Reads of the SNSDATA_x registers and Sensor Data requests should be

prevented during this time.

11.2.23.2 User sensitivity shift selection bits (U_SNS_SHIFT[1:0])

The user sensitivity selection bits are used along with the user sensitivity multiplier bits to

scale the output sensitivity of the device. See Section 11.2.24.1 for details.

FXLS9xxxx

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 8 February 2021

80 / 254

FXLS93421 bảng dữ liệu(PDF) 80 Page - NXP Semiconductors

FXLS93421 bảng dữ liệu(HTML) 80 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL