FXLS93421 datasheet(64/254 Pages) NXP

64 / 254 page

NXP Semiconductors

FXLS9xxxx

Dual channel inertial sensor

PDCM_PER[2] PDCM_PER[1] PDCM_PER[0]

Periodic data collection mode period

1000 µs

2000 µs

Table 96. Periodic data collection mode period (PDCM_PER[3:0])...continued

In DSI3 mode, PDCM, and BDM commands are decoded and responded to regardless

of the value of this register as long as the general PDCM timing parameters specified in

Section 10.11 are met. See Section 11.5.1 for details regarding oscillator training.

In PSI5 synchronous mode, sync pulses are decoded and responded to regardless of the

value of this register as long as the general timing parameters specified in Section 10.12

are met. See Section 11.5.1 for details regarding oscillator training.

In PSI5 asynchronous mode, oscillator training is not applicable.

In PSI5 Programming Mode, oscillator training is not applicable.

In PSI5 Daisy Chain command phase, oscillator training is not applicable.

In SPI mode, sensor data requests are decoded and responded to regardless of the

value of this register as long as the general timing parameters specified in Section 10.13

are met. See Section 11.5.1 for details regarding oscillator training.

In I2C mode, sensor data register reads are decoded and responded to regardless of the

value of this register as long as the general timing parameters specified in Section 10.14

are met. See Section 11.5.1 for details regarding oscillator training.

11.2.14.2 Oscillator training protocol selection bit (OSCTRAIN_SEL)

The oscillator training selection bit selects the protocol to use for oscillator training for the

COMMTYPE values that enable multiple protocols as shown in Table 97.

COMMTYPE

OSCTRAIN_SEL

Protocol to use for oscillator training

DSI3

SPI

PSI5

SPI

DSI3

SPI

PSI5

I2C

Table 97. Oscillator training protocol selection bit (OSCTRAIN_SEL)

11.2.14.3 Clock calibration value reset (CK_CAL_RST)

The clock calibration reset bit controls the state of the oscillator training when the

CK_CAL_EN bit is cleared as described in the table in Section 11.2.14.5. See

Section 11.5.1 for details regarding oscillator training.

FXLS9xxxx

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 8 February 2021

64 / 254

FXLS93421 bảng dữ liệu(PDF) 64 Page - NXP Semiconductors

FXLS93421 bảng dữ liệu(HTML) 64 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL