HCS08 datasheet(326/374 Pages) NXP

326 / 374 page

Development Support

MC9S08JM60 Series Data Sheet, Rev. 5

326

Freescale Semiconductor

18.1.1

Features

Features of the BDC module include:

•

Single pin for mode selection and background communications

•

BDC registers are not located in the memory map

•

SYNC command to determine target communications rate

•

Non-intrusive commands for memory access

•

Active background mode commands for CPU register access

•

GO and TRACE1 commands

•

BACKGROUND command can wake CPU from stop or wait modes

•

One hardware address breakpoint built into BDC

•

Oscillator runs in stop mode, if BDC enabled

•

COP watchdog disabled while in active background mode

Features of the ICE system include:

•

Two trigger comparators: Two address + read/write (R/W) or one full address + data + R/W

•

Flexible 8-word by 16-bit FIFO (first-in, first-out) buffer for capture information:

— Change-of-flow addresses or

— Event-only data

•

Two types of breakpoints:

— Tag breakpoints for instruction opcodes

— Force breakpoints for any address access

•

Nine trigger modes:

— Basic: A-only, A OR B

— Sequence: A then B

— Full: A AND B data, A AND NOT B data

— Event (store data): Event-only B, A then event-only B

— Range: Inside range (A

≤ address ≤ B), outside range (address < A or address > B)

18.2

Background Debug Controller (BDC)

All MCUs in the HCS08 family contain a single-wire background debug interface that supports in-circuit

programming of on-chip nonvolatile memory and sophisticated non-intrusive debug capabilities. Unlike

debug interfaces on earlier 8-bit MCUs, this system does not interfere with normal application resources.

It does not use any user memory or locations in the memory map and does not share any on-chip

peripherals.

BDC commands are divided into two groups:

•

Active background mode commands require that the target MCU is in active background mode (the

user program is not running). Active background mode commands allow the CPU registers to be

read or written, and allow the user to trace one user instruction at a time, or GO to the user program

from active background mode.

HCS08 bảng dữ liệu(PDF) 326 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 326 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL