công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

HCS08 bảng dữ liệu(PDF) 75 Page - NXP Semiconductors

tên linh kiện HCS08
Giải thích chi tiết về linh kiện  HCS08 Microcontrollers
PDF  374 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 75 Page - NXP Semiconductors

Back Button HCS08 Datasheet HTML 71Page - NXP Semiconductors HCS08 Datasheet HTML 72Page - NXP Semiconductors HCS08 Datasheet HTML 73Page - NXP Semiconductors HCS08 Datasheet HTML 74Page - NXP Semiconductors HCS08 Datasheet HTML 75Page - NXP Semiconductors HCS08 Datasheet HTML 76Page - NXP Semiconductors HCS08 Datasheet HTML 77Page - NXP Semiconductors HCS08 Datasheet HTML 78Page - NXP Semiconductors HCS08 Datasheet HTML 79Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 374 page
background image
Chapter 5 Resets, Interrupts, and System Configuration
MC9S08JM60 Series Data Sheet, Rev. 5
Freescale Semiconductor
75
must be written during the user’s reset initialization program to set the desired controls even if the desired
settings are the same as the reset settings.
76
54
321
0
R
COPT
STOPE
00
W
Reset
110
10
011
= Unimplemented or Reserved
Figure 5-5. System Options Register (SOPT1)
Table 5-5. SOPT1 Register Field Descriptions
Field
Description
7:6
COPT[1:0]
COP Watchdog Timeout — These write-once bits select the timeout period of the COP. COPT along with
COPCLKS in SOPT2 defines the COP timeout period. See Table 5-6.
5
STOPE
Stop Mode Enable — This write-once bit defaults to 0 after reset, which disables stop mode. If stop mode is
disabled and a user program attempts to execute a STOP instruction, an illegal opcode reset is forced.
0 Stop mode disabled.
1 Stop mode enabled.
Table 5-6. COP Configuration Options
Control Bits
Clock Source
COP Window1 Opens
(COPW = 1)
1 Windowed COP operation requires the user to clear the COP timer in the last 25% of the selected timeout period. This column
displays the minimum number of clock counts required before the COP timer can be reset when in windowed COP mode
(COPW = 1).
COP Overflow Count
COPCLKS
COPT[1:0]
N/A
0:0
N/A
N/A
COP is disabled
0
0:1
1 kHz LPO
clock
N/A
25 cycles (32 ms2)
2 Values shown in milliseconds based on t
LPO = 1 ms. See tLPO in the appendix Section A.12.1, “Control Timing,” for the
tolerance of this value.
0
1:0
1 kHz LPO
clock
N/A
28 cycles (256 ms1)
0
1:1
1 kHz LPO
clock
N/A
210 cycles (1.024 s1)
10:1
BUSCLK
6144 cycles
213 cycles
11:0
BUSCLK
49,152 cycles
216 cycles
11:1
BUSCLK
196,608 cycles
218 cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com