HCS08 datasheet(3/374 Pages) NXP

3 / 374 page

MC9S08JM60 Series Features

8-Bit HCS08 Central Processor Unit (CPU)

• 48-MHz HCS08 CPU (central processor unit)

• 24-MHz internal bus frequency

• HC08 instruction set with added BGND instruction

• Background debugging system

• Breakpoint capability to allow single breakpoint

setting during in-circuit debugging (plus two more

breakpoints in on-chip debug module)

• In-circuit emulator (ICE) debug module containing

two comparators and nine trigger modes. Eight

deep FIFO for storing change-of-flow addresses

and event-only data. Debug module supports both

tag and force breakpoints.

• Support for up to 32 interrupt/reset sources

Memory Options

• Up to 60 KB of on-chip in-circuit programmable

flash memory with block protection and security

options

• Up to 4 KB of on-chip RAM

• 256 bytes of USB RAM

Clock Source Options

• Clock source options include crystal, resonator,

external clock

• MCG (multi-purpose clock generator) — PLL and

FLL; internal reference clock with trim adjustment

System Protection

• Optional computer operating properly (COP) reset

with option to run from independent 1-kHz internal

clock source or the bus clock

• Low-voltage detection with reset or interrupt

• Illegal opcode detection with reset

• Illegal address detection with reset

Power-Saving Modes

• Wait plus two stops

Peripherals

•

USB — USB 2.0 full-speed (12 Mbps) device

controller with dedicated on-chip USB transceiver,

3.3-V regulator and USBDP pull-up resister;

supports control, interrupt, isochronous, and bulk

transfers; supports endpoint 0 and up to 6

additional endpoints; endpoints 5 and 6 can be

combined to provide double buffering capability

•

ADC — 12-channel, 12-bit analog-to-digital

converter with automatic compare function;

internal temperature sensor

•

ACMP — Analog comparator with option to

compare to internal reference; operation in stop3

mode

•

SCI — Two serial communications interface

modules with optional 13-bit break LIN extensions

•

SPI — Two 8- or 16-bit selectable serial peripheral

interface modules with a receive data buffer

hardware match function

•

IIC — Inter-integrated circuit bus module to

operate at up to 100 kbps with maximum bus

loading; multi-master operation; programmable

slave address; interrupt-driven byte-by-byte data

transfer; 10-bit addressing and broadcast modes

support

•

Timers — One 2-channel and one 6-channel

16-bit timer/pulse-width modulator (TPM)

modules: Selectable input capture, output

compare, and edge-aligned PWM capability on

each channel. Each timer module may be

configured for buffered, centered PWM (CPWM)

on all channels

•

KBI — 8-pin keyboard interrupt module

•

RTC — Real-time counter with binary- or

decimal-based prescaler

Input/Output

• Up to 51 general-purpose input/output pins

• Software selectable pullups on ports when used

as inputs

• Software selectable slew rate control on ports

when used as outputs

• Software selectable drive strength on ports when

used as outputs

• Master reset pin and power-on reset (POR)

• Internal pullup on RESET, IRQ, and BKGD/MS

pins to reduce customer system cost

Package Options

• 64-pin quad flat package (QFP)

• 64-pin low-profile quad flat package (LQFP)

• 48-pin quad flat no-lead (QFN)

• 44-pin low-profile quad flat package (LQFP)

HCS08 bảng dữ liệu(PDF) 3 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 3 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL