HCS08 datasheet(191/374 Pages) NXP

191 / 374 page

Multi-Purpose Clock Generator (S08MCGV1)

MC9S08JM60 Series Data Sheet, Rev. 5

Freescale Semiconductor

191

In FLL engaged internal mode, the MCGOUT clock is derived from the FLL clock, which is controlled by

the internal reference clock. The FLL clock frequency locks to 1024 times the reference frequency, as

selected by the RDIV bits. The MCGLCLK is derived from the FLL and the PLL is disabled in a low

power state.

12.4.1.2

FLL Engaged External (FEE)

The FLL engaged external (FEE) mode is entered when all the following conditions occur:

•

CLKS bits are written to 00

•

IREFS bit is written to 0

•

PLLS bit is written to 0

•

RDIV bits are written to divide reference clock to be within the range of 31.25 kHz to 39.0625 kHz

In FLL engaged external mode, the MCGOUT clock is derived from the FLL clock which is controlled by

the external reference clock. The external reference clock which is enabled can be an external

crystal/resonator or it can be another external clock source.The FLL clock frequency locks to 1024 times

the reference frequency, as selected by the RDIV bits. The MCGLCLK is derived from the FLL and the

PLL is disabled in a low power state.

12.4.1.3

FLL Bypassed Internal (FBI)

In FLL bypassed internal (FBI) mode, the MCGOUT clock is derived from the internal reference clock

and the FLL is operational but its output clock is not used. This mode is useful to allow the FLL to acquire

its target frequency while the MCGOUT clock is driven from the internal reference clock.

The FLL bypassed internal mode is entered when all the following conditions occur:

•

CLKS bits are written to 01

•

IREFS bit is written to 1

•

PLLS bit is written to 0

•

RDIV bits are written to 000. Since the internal reference clock frequency should already be in the

range of 31.25 kHz to 39.0625 kHz after it is trimmed, no further frequency divide is necessary.

•

LP bit is written to 0

In FLL bypassed internal mode, the MCGOUT clock is derived from the internal reference clock. The FLL

clock is controlled by the internal reference clock, and the FLL clock frequency locks to 1024 times the

reference frequency, as selected by the RDIV bits. The MCGLCLK is derived from the FLL and the PLL

is disabled in a low power state.

12.4.1.4

FLL Bypassed External (FBE)

In FLL bypassed external (FBE) mode, the MCGOUT clock is derived from the external reference clock

and the FLL is operational but its output clock is not used. This mode is useful to allow the FLL to acquire

its target frequency while the MCGOUT clock is driven from the external reference clock.

The FLL bypassed external mode is entered when all the following conditions occur:

HCS08 bảng dữ liệu(PDF) 191 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 191 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL