HCS08 datasheet(240/316 Pages) NXP

240 / 316 page

Timer/PWM Module (S08TPMV3)

MC9S08SG8 MCU Series Data Sheet, Rev. 8

240

Freescale Semiconductor

16.1.5

Features

The TPM includes these distinctive features:

•

One to eight channels:

— Each channel may be input capture, output compare, or edge-aligned PWM

— Rising-Edge, falling-edge, or any-edge input capture trigger

— Set, clear, or toggle output compare action

— Selectable polarity on PWM outputs

•

Module may be configured for buffered, center-aligned pulse-width-modulation (CPWM) on all

channels

•

Timer clock source selectable as prescaled bus clock, fixed system clock, or an external clock pin

— Prescale taps for divide-by 1, 2, 4, 8, 16, 32, 64, or 128

— Fixed system clock source are synchronized to the bus clock by an on-chip synchronization

circuit

— External clock pin may be shared with any timer channel pin or a separated input pin

•

16-bit free-running or modulo up/down count operation

•

Timer system enable

•

One interrupt per channel plus terminal count interrupt

16.1.6

Modes of Operation

In general, TPM channels may be independently configured to operate in input capture, output compare,

or edge-aligned PWM modes. A control bit allows the whole TPM (all channels) to switch to

center-aligned PWM mode. When center-aligned PWM mode is selected, input capture, output compare,

and edge-aligned PWM functions are not available on any channels of this TPM module.

When the microcontroller is in active BDM background or BDM foreground mode, the TPM temporarily

suspends all counting until the microcontroller returns to normal user operating mode. During stop mode,

all system clocks, including the main oscillator, are stopped; therefore, the TPM is effectively disabled

until clocks resume. During wait mode, the TPM continues to operate normally. Provided the TPM does

not need to produce a real time reference or provide the interrupt source(s) needed to wake the MCU from

wait mode, the user can save power by disabling TPM functions before entering wait mode.

•

Input capture mode

When a selected edge event occurs on the associated MCU pin, the current value of the 16-bit timer

counter is captured into the channel value register and an interrupt flag bit is set. Rising edges,

falling edges, any edge, or no edge (disable channel) may be selected as the active edge which

triggers the input capture.

•

Output compare mode

When the value in the timer counter register matches the channel value register, an interrupt flag

bit is set, and a selected output action is forced on the associated MCU pin. The output compare

action may be selected to force the pin to zero, force the pin to one, toggle the pin, or ignore the

pin (used for software timing functions).

HCS08 bảng dữ liệu(PDF) 240 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 240 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL