HCS08 datasheet(69/316 Pages) NXP

69 / 316 page

Chapter 5 Resets, Interrupts, and General System Control

MC9S08SG8 MCU Series Data Sheet, Rev. 8

Freescale Semiconductor

5.7.2

System Background Debug Force Reset Register (SBDFR)

This high page register contains a single write-only control bit. A serial background command such as

WRITE_BYTE must be used to write to SBDFR. Attempts to write this register from a user program are

ignored. Reads always return 0x00.

Figure 5-3. System Background Debug Force Reset Register (SBDFR)

ILAD

Illegal Address — Reset was caused by an attempt to access either data or an instruction at an unimplemented

memory address.

0 Reset not caused by an illegal address

1 Reset caused by an illegal address

LVD

Low Voltage Detect — If the LVDRE bit is set and the supply drops below the LVD trip voltage, an LVD reset will

occur. This bit is also set by POR.

0 Reset not caused by LVD trip or POR.

1 Reset caused by LVD trip or POR.

321

000

BDFR1

1 BDFR is writable only through serial background debug commands, not from user programs.

Reset:

000

= Unimplemented or Reserved

Table 5-4. SBDFR Register Field Descriptions

Field

Description

BDFR

Background Debug Force Reset — A serial background command such as WRITE_BYTE can be used to allow

an external debug host to force a target system reset. Writing 1 to this bit forces an MCU reset. This bit cannot

be written from a user program.

Table 5-3. SRS Register Field Descriptions

Field

Description

HCS08 bảng dữ liệu(PDF) 69 Page - NXP Semiconductors