HCS08 datasheet(237/316 Pages) NXP

237 / 316 page

Chapter 16 Timer Pulse-Width Modulator (S08TPMV3)

MC9S08SG8 MCU Series Data Sheet, Rev. 8

Freescale Semiconductor

237

Table 16-2. TPMV2 and TPMV3 Porting Considerations

Action

TPMV3

TPMV2

Write to TPMxCnTH:L registers1

Any write to TPMxCNTH or TPMxCNTL registers

Clears the TPM counter

(TPMxCNTH:L) and the

prescaler counter.

Clears the TPM counter

(TPMxCNTH:L) only.

Read of TPMxCNTH:L registers1

In BDM mode, any read of TPMxCNTH:L registers

Returns the value of the TPM

counter that is frozen.

If only one byte of the

TPMxCNTH:L registers was

read before the BDM mode

became active, returns the

latched value of TPMxCNTH:L

from the read buffer (instead of

the frozen TPM counter value).

In BDM mode, a write to TPMxSC, TPMxCNTH or TPMxCNTL Clears this read coherency

mechanism.

Does not clear this read

coherency mechanism.

Read of TPMxCnVH:L registers2

In BDM mode, any read of TPMxCnVH:L registers

Returns the value of the

TPMxCnVH:L register.

If only one byte of the

TPMxCnVH:L registers was

read before the BDM mode

became active, returns the

latched value of TPMxCNTH:L

from the read buffer (instead of

the value in the TPMxCnVH:L

registers).

In BDM mode, a write to TPMxCnSC

Clears this read coherency

mechanism.

Does not clear this read

coherency mechanism.

Write to TPMxCnVH:L registers

In Input Capture mode, writes to TPMxCnVH:L registers3

Not allowed.

Allowed.

In Output Compare mode, when (CLKSB:CLKSA not = 0:0),

writes to TPMxCnVH:L registers3

Update the TPMxCnVH:L

registers with the value of

their write buffer at the next

change of the TPM counter

(end of the prescaler

counting) after the second

byte is written.

Always update these registers

when their second byte is

written.

In Edge-Aligned PWM mode when (CLKSB:CLKSA not = 00),

writes to TPMxCnVH:L registers

Update the TPMxCnVH:L

registers with the value of

their write buffer after both

bytes were written and when

the TPM counter changes

from (TPMxMODH:L - 1) to

(TPMxMODH:L).

Note: If the TPM counter is a

free-running counter, then

this update is made when the

TPM counter changes from

0xFFFE to 0xFFFF.

Update after both bytes are

written and when the TPM

counter changes from

TPMxMODH:L to 0x0000.

HCS08 bảng dữ liệu(PDF) 237 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 237 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL