HCS08 datasheet(227/316 Pages) NXP

227 / 316 page

Serial Peripheral Interface (S08SPIV3)

MC9S08SG8 MCU Series Data Sheet, Rev.8

Freescale Semiconductor

227

15.4.3

SPI Baud Rate Register (SPIBR)

This register is used to set the prescaler and bit rate divisor for an SPI master. This register may be read or

written at any time.

Table 15-3. SPIC2 Register Field Descriptions

Field

Description

MODFEN

Master Mode-Fault Function Enable — When the SPI is configured for slave mode, this bit has no meaning or

effect. (The SS pin is the slave select input.) In master mode, this bit determines how the SS pin is used (refer to

Table 15-2 for more details).

0 Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI

1 Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output

BIDIROE

Bidirectional Mode Output Enable — When bidirectional mode is enabled by SPI pin control 0 (SPC0) = 1,

BIDIROE determines whether the SPI data output driver is enabled to the single bidirectional SPI I/O pin.

Depending on whether the SPI is configured as a master or a slave, it uses either the MOSI (MOMI) or MISO

(SISO) pin, respectively, as the single SPI data I/O pin. When SPC0 = 0, BIDIROE has no meaning or effect.

0 Output driver disabled so SPI data I/O pin acts as an input

1 SPI I/O pin enabled as an output

SPISWAI

SPI Stop in Wait Mode

0 SPI clocks continue to operate in wait mode

1 SPI clocks stop when the MCU enters wait mode

SPC0

SPI Pin Control 0 — The SPC0 bit chooses single-wire bidirectional mode. If MSTR = 0 (slave mode), the SPI

uses the MISO (SISO) pin for bidirectional SPI data transfers. If MSTR = 1 (master mode), the SPI uses the MOSI

(MOMI) pin for bidirectional SPI data transfers. When SPC0 = 1, BIDIROE is used to enable or disable the output

driver for the single bidirectional SPI I/O pin.

0 SPI uses separate pins for data input and data output

1 SPI configured for single-wire bidirectional operation

321

SPPR2

SPPR1

SPPR0

SPR2

SPR1

SPR0

Reset

000

= Unimplemented or Reserved

Figure 15-7. SPI Baud Rate Register (SPIBR)

Table 15-4. SPIBR Register Field Descriptions

Field

Description

6:4

SPPR[2:0]

SPI Baud Rate Prescale Divisor — This 3-bit field selects one of eight divisors for the SPI baud rate prescaler

as shown in Table 15-5. The input to this prescaler is the bus rate clock (BUSCLK). The output of this prescaler

drives the input of the SPI baud rate divider (see Figure 15-4).

2:0

SPR[2:0]

SPI Baud Rate Divisor — This 3-bit field selects one of eight divisors for the SPI baud rate divider as shown in

Table 15-6. The input to this divider comes from the SPI baud rate prescaler (see Figure 15-4). The output of this

divider is the SPI bit rate clock for master mode.

HCS08 bảng dữ liệu(PDF) 227 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 227 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL