HCS08 datasheet(223/316 Pages) NXP

223 / 316 page

Serial Peripheral Interface (S08SPIV3)

MC9S08SG8 MCU Series Data Sheet, Rev.8

Freescale Semiconductor

223

Figure 15-3. SPI Module Block Diagram

15.1.3

SPI Baud Rate Generation

As shown in Figure 15-4, the clock source for the SPI baud rate generator is the bus clock. The three

prescale bits (SPPR2:SPPR1:SPPR0) choose a prescale divisor of 1, 2, 3, 4, 5, 6, 7, or 8. The three rate

select bits (SPR2:SPR1:SPR0) divide the output of the prescaler stage by 2, 4, 8, 16, 32, 64, 128, or 256

to get the internal SPI master mode bit-rate clock.

SPI SHIFT REGISTER

SHIFT

CLOCK

SHIFT

DIRECTION

Rx BUFFER

FULL

Tx BUFFER

EMPTY

SHIFT

OUT

SHIFT

ENABLE

SPI SYSTEM

CLOCK

LOGIC

CLOCK GENERATOR

BUS RATE

CLOCK

MASTER/SLAVE

MODE SELECT

MODE FAULT

DETECTION

MASTER CLOCK

SLAVE CLOCK

SPI

INTERRUPT

REQUEST

PIN CONTROL

MASTER/

SLAVE

MOSI

(MOMI)

MISO

(SISO)

SPSCK

MODF

SPE

LSBFE

MSTR

SPRF

SPTEF

SPTIE

SPIE

MODFEN

SSOE

SPC0

BIDIROE

SPIBR

Tx BUFFER (WRITE SPID)

Rx BUFFER (READ SPID)

HCS08 bảng dữ liệu(PDF) 223 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 223 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL