HCS08 datasheet(175/316 Pages) NXP

175 / 316 page

Inter-Integrated Circuit (S08IICV2)

MC9S08SG8 MCU Series Data Sheet, Rev. 8

Freescale Semiconductor

175

After a repeated start condition (Sr), all other slave devices also compare the first seven bits of the first

byte of the slave address with their own addresses and test the eighth (R/W) bit. However, none of them

are addressed because R/W = 1 (for 10-bit devices) or the 11110XX slave address (for 7-bit devices) does

not match.

After the master-receiver has sent the first byte of the 10-bit address, the slave-transmitter sees an IIC

interrupt. Software must ensure the contents of IICD are ignored and not treated as valid data for this

interrupt.

11.4.3

General Call Address

General calls can be requested in 7-bit address or 10-bit address. If the GCAEN bit is set, the IIC matches

the general call address as well as its own slave address. When the IIC responds to a general call, it acts as

a slave-receiver and the IAAS bit is set after the address cycle. Software must read the IICD register after

the first byte transfer to determine whether the address matches is its own slave address or a general call.

If the value is 00, the match is a general call. If the GCAEN bit is clear, the IIC ignores any data supplied

from a general call address by not issuing an acknowledgement.

11.5

Resets

The IIC is disabled after reset. The IIC cannot cause an MCU reset.

11.6

Interrupts

The IIC generates a single interrupt.

An interrupt from the IIC is generated when any of the events in Table 11-12 occur, provided the IICIE bit

is set. The interrupt is driven by bit IICIF (of the IIC status register) and masked with bit IICIE (of the IIC

control register). The IICIF bit must be cleared by software by writing a 1 to it in the interrupt routine. You

can determine the interrupt type by reading the status register.

11.6.1

Byte Transfer Interrupt

The TCF (transfer complete flag) bit is set at the falling edge of the ninth clock to indicate the completion

of byte transfer.

Slave Address

1st 7 bits

R/W

Slave Address

2nd byte

Slave Address

1st 7 bits

R/W

Data

...

Data

11110 + AD10 + AD9

AD[8:1]

11110 + AD10 + AD9

Table 11-11. Master-Receiver Addresses a Slave-Transmitter with a 10-bit Address

Table 11-12. Interrupt Summary

Interrupt Source

Status

Flag

Local Enable

Complete 1-byte transfer

TCF

IICIF

IICIE

Match of received calling address

IAAS

IICIF

IICIE

Arbitration Lost

ARBL

IICIF

IICIE

HCS08 bảng dữ liệu(PDF) 175 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 175 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL