| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
HCS08 bảng dữ liệu(PDF) 145 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
HCS08 bảng dữ liệu(HTML) 145 Page - Motorola, Inc |
|
145 / 290 page ![]() Data Sheet — MC9S08GB60/D V1.5 MOTOROLA 145 MC9S08GB/GT PTFPEn — Pullup Enable for Port F Bit n (n = 0–7) For port F pins that are inputs, these read/write control bits determine whether internal pullup devices are enabled. For port F pins that are configured as outputs, these bits are ignored and the internal pullup devices are disabled. 1 = Internal pullup device enabled. 0 = Internal pullup device disabled. PTFSEn — Slew Rate Control Enable for Port F Bit n (n = 0–7) For port F pins that are outputs, these read/write control bits determine whether the slew rate controlled outputs are enabled. For port F pins that are configured as inputs, these bits are ignored. 1 = Slew rate control enabled. 0 = Slew rate control disabled. PTFDDn — Data Direction for Port F Bit n (n = 0–7) These read/write bits control the direction of port F pins and what is read for PTFD reads. 1 = Output driver enabled for port F bit n and PTFD reads return the contents of PTFDn. 0 = Input (output driver disabled) and reads return the pin value. 8.6.7 Port G Registers (PTGD, PTGPE, PTGSE, and PTGDD) Port G includes eight general-purpose I/O pins that are shared with BKGD/MS function and the oscillator or external clock pins. Port G pins used as general-purpose I/O pins are controlled by the port G data (PTGD), data direction (PTGDD), pullup enable (PTGPE), and slew rate control (PTGSE) registers. Port pin PTG0, while in reset, defaults to the BKGD/MS pin. Once the MCU is out of reset, PTG0 can be configured to be a general-purpose output pin. When BKGD/MS takes control of PTG0, the corresponding PTGDD, PTGPE, and PTGPSE bits are ignored. Port pin PTG1 and PTG2 can be configured to be oscillator or external clock pins. When the oscillator takes control of a port G pin, the corresponding PTGD, PTGDD, PTGSE, and PTGPE bits are ignored. Reads of PTGD will return the logic value of the corresponding pin, provided PTGDD is a logic 0. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |