HCS08 datasheet(65/290 Pages) MOTOROLA

65 / 290 page

Data Sheet — MC9S08GB60/D V1.5

MOTOROLA

MC9S08GB/GT

The write to SRS that services (clears) the COP timer should not be placed in an interrupt service routine

(ISR) because the ISR could continue to be executed periodically even if the main application program

fails.

When the MCU is in active background mode, the COP timer is temporarily disabled.

5.5 Interrupts

Interrupts provide a way to save the current CPU status and registers, execute an interrupt service routine

(ISR), and then restore the CPU status so processing resumes where it left off before the interrupt. Other

than the software interrupt (SWI), which is a program instruction, interrupts are caused by hardware events

such as an edge on the IRQ pin or a timer-overflow event. The debug module can also generate an SWI

under certain circumstances.

If an event occurs in an enabled interrupt source, an associated read-only status flag will become set. The

CPU will not respond until and unless the local interrupt enable is a logic 1 to enable the interrupt. The I

bit in the CCR is logic 0 to allow interrupts. The global interrupt mask (I bit) in the CCR is initially set

after reset which masks (prevents) all maskable interrupt sources. The user program initializes the stack

pointer and performs other system setup before clearing the I bit to allow the CPU to respond to interrupts.

When the CPU receives a qualified interrupt request, it completes the current instruction before responding

to the interrupt. The interrupt sequence follows the same cycle-by-cycle sequence as the SWI instruction

and consists of:

•

Saving the CPU registers on the stack

•

Setting the I bit in the CCR to mask further interrupts

•

Fetching the interrupt vector for the highest-priority interrupt that is currently pending

•

Filling the instruction queue with the first three bytes of program information starting from the

address fetched from the interrupt vector locations

While the CPU is responding to the interrupt, the I bit is automatically set to avoid the possibility of

another interrupt interrupting the ISR itself (this is called nesting of interrupts). Normally, the I bit is

restored to 0 when the CCR is restored from the value stacked on entry to the ISR. In rare cases, the I bit

may be cleared inside an ISR (after clearing the status flag that generated the interrupt) so that other

interrupts can be serviced without waiting for the first service routine to finish. This practice is not

recommended for anyone other than the most experienced programmers because it can lead to subtle

program errors that are difficult to debug.

The interrupt service routine ends with a return-from-interrupt (RTI) instruction which restores the CCR,

A, X, and PC registers to their pre-interrupt values by reading the previously saved information off the

stack.

NOTE:

For compatibility with the M68HC08, the H register is not automatically saved and

restored. It is good programming practice to push H onto the stack at the start of

the interrupt service routine (ISR) and restore it just before the RTI that is used to

return from the ISR.

HCS08 bảng dữ liệu(PDF) 65 Page - Motorola, Inc

HCS08 bảng dữ liệu(HTML) 65 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL