HCS08 datasheet(54/290 Pages) MOTOROLA

54 / 290 page

Memory

MC9S08GB/GT

MOTOROLA

4.4.5 Access Errors

An access error occurs whenever the command execution protocol is violated.

Any of the following specific actions will cause the access error flag (FACCERR) in FSTAT to be set.

FACCERR must be cleared by writing a 1 to FACCERR in FSTAT before any command can be

processed.

•

Writing to a FLASH address before the internal FLASH clock frequency has been set by writing to

the FCDIV register

•

Writing to a FLASH address while FCBEF is not set (A new command cannot be started until the

command buffer is empty.)

•

Writing a second time to a FLASH address before launching the previous command (There is only

one write to FLASH for every command.)

•

Writing a second time to FCMD before launching the previous command (There is only one write

to FCMD for every command.)

•

Writing to any FLASH control register other than FCMD after writing to a FLASH address

•

Writing any command code other than the five allowed codes ($05, $20, $25, $40, or $41) to FCMD

•

Accessing (read or write) any FLASH control register other than the write to FSTAT (to clear

FCBEF and launch the command) after writing the command to FCMD.

•

The MCU enters stop mode while a program or erase command is in progress (The command is

aborted.)

•

Writing the byte program, burst program, or page erase command code ($20, $25, or $40) with a

background debug command while the MCU is secured (The background debug controller can only

do blank check and mass erase commands when the MCU is secure.)

•

Writing 0 to FCBEF to cancel a partial command

4.4.6 FLASH Block Protection

Block protection prevents program or erase changes for FLASH memory locations in a designated address

range. Mass erase is disabled when any block of FLASH is protected. The MC9S08GB/GT allows a block

of memory at the end of FLASH, and/or the entire FLASH memory to be block protected. A disable

control bit and a 3-bit control field, allows the user to set the size of this block. A separate control bit allows

block protection of the entire FLASH memory array. All seven of these control bits are located in the

FPROT register (see 4.6.4 FLASH Protection Register (FPROT and NVPROT)).

At reset, the high-page register (FPROT) is loaded with the contents of the NVPROT location which is in

the nonvolatile register block of the FLASH memory. The value in FPROT cannot be changed directly

from application software so a runaway program cannot alter the block protection settings. If the last 512

bytes of FLASH which includes the NVPROT register is protected, the application program cannot alter

the block protection settings (intentionally or unintentionally). The FPROT control bits can be written by

background debug commands to allow a way to erase a protected FLASH memory.

HCS08 bảng dữ liệu(PDF) 54 Page - Motorola, Inc

HCS08 bảng dữ liệu(HTML) 54 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL