HCS08 datasheet(57/290 Pages) MOTOROLA

57 / 290 page

Data Sheet — MC9S08GB60/D V1.5

MOTOROLA

MC9S08GB/GT

4.6.1 FLASH Clock Divider Register (FCDIV)

Bit 7 of this register is a read-only status flag. Bits 6 through 0 may be read at any time but can be written

only one time. Before any erase or programming operations are possible, write to this register to set the

frequency of the clock for the nonvolatile memory system within acceptable limits.

DIVLD — Divisor Loaded Status Flag

When set, this read-only status flag indicates that the FCDIV register has been written since reset.

Reset clears this bit and the first write to this register causes this bit to become set regardless of the

data written.

1 = FCDIV has been written since reset; erase and program operations enabled for FLASH.

0 = FCDIV has not been written since reset; erase and program operations disabled for FLASH.

PRDIV8 — Prescale (Divide) FLASH Clock by 8

1 = Clock input to the FLASH clock divider is the bus rate clock divided by 8.

0 = Clock input to the FLASH clock divider is the bus rate clock.

DIV5:DIV0 — Divisor for FLASH Clock Divider

The FLASH clock divider divides the bus rate clock (or the bus rate clock divided by 8 if PRDIV8 = 1)

by the value in the 6-bit DIV5:DIV0 field plus one. The resulting frequency of the internal FLASH

clock must fall within the range of 200 kHz to 150 kHz for proper FLASH operations. Program/Erase

timing pulses are one cycle of this internal FLASH clock which corresponds to a range of 5

µs to

6.7

µs. The automated programming logic uses an integer number of these pulses to complete an erase

or program operation.

Equation 1

if PRDIV8 = 0 — fFCLK = fBus ÷ ([DIV5:DIV0] + 1)

Equation 2

if PRDIV8 = 1 — fFCLK = fBus ÷ (8 × ([DIV5:DIV0] + 1))

Table 4-6 shows the appropriate values for PRDIV8 and DIV5:DIV0 for selected bus frequencies.

Bit 7

54321

Bit 0

Read:

DIVLD

PRDIV8

DIV5

DIV4

DIV3

DIV2

DIV1

DIV0

Write:

Reset:

000000

= Unimplemented or Reserved

Figure 4-4 FLASH Clock Divider Register (FCDIV)

HCS08 bảng dữ liệu(PDF) 57 Page - Motorola, Inc

HCS08 bảng dữ liệu(HTML) 57 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL