HCS08 datasheet(35/290 Pages) MOTOROLA

35 / 290 page

Data Sheet — MC9S08GB60/D V1.5

MOTOROLA

MC9S08GB/GT

3.6 Stop Modes

One of three stop modes is entered upon execution of a STOP instruction when the STOPE bit in the

system option register is set. In all stop modes, all internal clocks are halted. If the STOPE bit is not set

when the CPU executes a STOP instruction, the MCU will not enter any of the stop modes and an illegal

opcode reset is forced. The stop modes are selected by setting the appropriate bits in SPMSC2.

Table 3-1 summarizes the behavior of the MCU in each of the stop modes.

3.6.1 Stop1 Mode

The stop1 mode provides the lowest possible standby power consumption by causing the internal circuitry

of the MCU to be powered down. To select entry into stop1 mode upon execution of a STOP instruction,

the user must set the PDC bit in SPMSC2 and clear the PPDC bit in SPMSC2.

When the MCU is in stop1 mode, all internal circuits that are powered from the voltage regulator are

turned off. The voltage regulator is in a low-power standby state, as is the ATD.

Exit from stop1 is done by asserting either of the wake-up pins on the MCU: RESET or IRQ. IRQ is always

an active low input when the MCU is in stop1, regardless of how it was configured before entering stop1.

Entering stop1 mode automatically asserts LVD. Stop1 cannot be exited until VDD >VLVDH/L rising (VDD

must rise above the LVI rearm voltage).

Upon wake-up from stop1 mode, the MCU will start up as from a power-on reset (POR). The CPU will

take the reset vector.

3.6.2 Stop2 Mode

The stop2 mode provides very low standby power consumption and maintains the contents of RAM and

the current state of all of the I/O pins. To select entry into stop2 upon execution of a STOP instruction, the

user must execute a STOP instruction while the PPDC and PDC bits in SPMSC2 are set.

Table 3-1 Stop Mode Behavior

Mode

PDC

PPDC

CPU, Digital

Peripherals,

FLASH

RAM

ICG

ATD

Regulator

I/O Pins

RTI

Stop1

Off

Disabled

(1)

NOTES:

1. Either ATD stop mode or power-down mode depending on the state of ATDPU.

Off

Reset

Off

Stop2

Off

Standby

Off

Disabled

Standby

States

held

Optionally on

Stop3

Don’t

care

Standby

Off(2)

2. Crystal oscillator can be configured to run in stop3. Please see the ICG registers.

Disabled

Standby

States

held

Optionally on

HCS08 bảng dữ liệu(PDF) 35 Page - Motorola, Inc

HCS08 bảng dữ liệu(HTML) 35 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL