HCS08 datasheet(140/374 Pages) NXP

140 / 374 page

Analog-to-Digital Converter (S08ADC12V1)

MC9S08JM60 Series Data Sheet, Rev. 5

140

Freescale Semiconductor

RCOCO

AIEN

ADCO

ADCH

Reset:

Figure 10-3. Status and Control Register (ADCSC1)

Table 10-3. ADCSC1 Field Descriptions

Field

Description

COCO

Conversion Complete Flag. The COCO flag is a read-only bit set each time a conversion is completed when the

compare function is disabled (ACFE = 0). When the compare function is enabled (ACFE = 1), the COCO flag is

set upon completion of a conversion only if the compare result is true. This bit is cleared when ADCSC1 is written

or when ADCRL is read.

0 Conversion not completed

1 Conversion completed

AIEN

Interrupt Enable AIEN enables conversion complete interrupts. When COCO becomes set while AIEN is high,

an interrupt is asserted.

0 Conversion complete interrupt disabled

1 Conversion complete interrupt enabled

ADCO

Continuous Conversion Enable. ADCO enables continuous conversions.

0 One conversion following a write to the ADCSC1 when software triggered operation is selected, or one

conversion following assertion of ADHWT when hardware triggered operation is selected.

1 Continuous conversions initiated following a write to ADCSC1 when software triggered operation is selected.

Continuous conversions are initiated by an ADHWT event when hardware triggered operation is selected.

4:0

ADCH

Input Channel Select. The ADCH bits form a 5-bit field that selects one of the input channels. The input channels

are detailed in Table 10-4.

The successive approximation converter subsystem is turned off when the channel select bits are all set. This

feature allows for explicit disabling of the ADC and isolation of the input channel from all sources. Terminating

continuous conversions this way prevents an additional, single conversion from being performed. It is not

necessary to set the channel select bits to all ones to place the ADC in a low-power state when continuous

conversions are not enabled because the module automatically enters a low-power state when a conversion

completes.

Table 10-4. Input Channel Select

ADCH

Input Select

00000–01111

AD0–15

10000–11011

AD16–27

11100

Reserved

11101

VREFH

11110

VREFL

11111

Module disabled

HCS08 bảng dữ liệu(PDF) 140 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 140 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL