HCS08 datasheet(153/374 Pages) NXP

153 / 374 page

Analog-to-Digital Converter (S08ADC12V1)

MC9S08JM60 Series Data Sheet, Rev. 5

Freescale Semiconductor

153

NOTE

Hexadecimal values designated by a preceding 0x, binary values designated

by a preceding %, and decimal values have no preceding character.

10.5.1

ADC Module Initialization Example

10.5.1.1

Initialization Sequence

Before the ADC module can be used to complete conversions, an initialization procedure must be

performed. A typical sequence is as follows:

1. Update the configuration register (ADCCFG) to select the input clock source and the divide ratio

used to generate the internal clock, ADCK. This register is also used for selecting sample time and

low-power configuration.

2. Update status and control register 2 (ADCSC2) to select the conversion trigger (hardware or

software) and compare function options, if enabled.

3. Update status and control register 1 (ADCSC1) to select whether conversions will be continuous

or completed only once, and to enable or disable conversion complete interrupts. The input channel

on which conversions will be performed is also selected here.

10.5.1.2

Pseudo-Code Example

In this example, the ADC module is set up with interrupts enabled to perform a single 10-bit conversion

at low power with a long sample time on input channel 1, where the internal ADCK clock is derived from

the bus clock divided by 1.

ADCCFG = 0x98 (%10011000)

Bit 7

ADLPC

Configures for low power (lowers maximum clock speed)

Bit 6:5 ADIV

Sets the ADCK to the input clock ÷ 1

Bit 4

ADLSMP

Configures for long sample time

Bit 3:2 MODE

Sets mode at 10-bit conversions

Bit 1:0 ADICLK

Selects bus clock as input clock source

ADCSC2 = 0x00 (%00000000)

Bit 7

ADACT

Flag indicates if a conversion is in progress

Bit 6

ADTRG

Software trigger selected

Bit 5

ACFE

Compare function disabled

Bit 4

ACFGT

Not used in this example

Bit 3:2

Reserved, always reads zero

Bit 1:0

Reserved for Freescale’s internal use; always write zero

ADCSC1 = 0x41 (%01000001)

Bit 7

COCO

Read-only flag which is set when a conversion completes

Bit 6

AIEN

Conversion complete interrupt enabled

Bit 5

ADCO

One conversion only (continuous conversions disabled)

Bit 4:0 ADCH

00001

Input channel 1 selected as ADC input channel

ADCRH/L = 0xxx

Holds results of conversion. Read high byte (ADCRH) before low byte (ADCRL) so that

conversion data cannot be overwritten with data from the next conversion.

HCS08 bảng dữ liệu(PDF) 153 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 153 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL