HCS08 datasheet(255/316 Pages) NXP

255 / 316 page

Timer/PWM Module (S08TPMV3)

MC9S08SG8 MCU Series Data Sheet, Rev. 8

Freescale Semiconductor

255

16.4.1.3

Counting Modes

The main timer counter has two counting modes. When center-aligned PWM is selected (CPWMS=1), the

counter operates in up/down counting mode. Otherwise, the counter operates as a simple up counter. As

an up counter, the timer counter counts from 0x0000 through its terminal count and then continues with

0x0000. The terminal count is 0xFFFF or a modulus value in TPMxMODH:TPMxMODL.

When center-aligned PWM operation is specified, the counter counts up from 0x0000 through its terminal

count and then down to 0x0000 where it changes back to up counting. Both 0x0000 and the terminal count

value are normal length counts (one timer clock period long). In this mode, the timer overflow flag (TOF)

becomes set at the end of the terminal-count period (as the count changes to the next lower count value).

16.4.1.4

Manual Counter Reset

The main timer counter can be manually reset at any time by writing any value to either half of

TPMxCNTH or TPMxCNTL. Resetting the counter in this manner also resets the coherency mechanism

in case only half of the counter was read before resetting the count.

16.4.2

Channel Mode Selection

Provided CPWMS=0, the MSnB and MSnA control bits in the channel n status and control registers

determine the basic mode of operation for the corresponding channel. Choices include input capture,

output compare, and edge-aligned PWM.

16.4.2.1

Input Capture Mode

With the input-capture function, the TPM can capture the time at which an external event occurs. When

an active edge occurs on the pin of an input-capture channel, the TPM latches the contents of the TPM

counter into the channel-value registers (TPMxCnVH:TPMxCnVL). Rising edges, falling edges, or any

edge may be chosen as the active edge that triggers an input capture.

In input capture mode, the TPMxCnVH and TPMxCnVL registers are read only.

When either half of the 16-bit capture register is read, the other half is latched into a buffer to support

coherent 16-bit accesses in big-endian or little-endian order. The coherency sequence can be manually

reset by writing to the channel status/control register (TPMxCnSC).

An input capture event sets a flag bit (CHnF) which may optionally generate a CPU interrupt request.

While in BDM, the input capture function works as configured by the user. When an external event occurs,

the TPM latches the contents of the TPM counter (which is frozen because of the BDM mode) into the

channel value registers and sets the flag bit.

16.4.2.2

Output Compare Mode

With the output-compare function, the TPM can generate timed pulses with programmable position,

polarity, duration, and frequency. When the counter reaches the value in the channel-value registers of an

output-compare channel, the TPM can set, clear, or toggle the channel pin.

HCS08 bảng dữ liệu(PDF) 255 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 255 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL