TMS320VC5502 datasheet(178/189 Pages) TI

178 / 189 page

www.ti.com

5.16.3

HPI.HAS Interrupt Timings

CLKOUT

HPI.HAS

H31

H32

H33

TMS320VC5502

Fixed-Point Digital Signal Processor

SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004

Table 5-47 assumes testing over recommended operating conditions (see Figure 5-46).

Table 5-47. HPI.HAS Interrupt Timing Requirements

(1)

VC5502-200

VC5502-300

NO.

UNIT

MIN

MAX

H31

tsu(HASL-COH)

Setup time, HPI.HAS low(2) before CLKOUT rising edge

H32

th(COH-HASL)

Hold time, HPI.HAS low(2) after CLKOUT rising edge

H33

tw(HASL)

Pulse width, HPI.HAS low(2)

P(3)

(1)

In this case, CLKOUT reflects SYSCLK1. The CLKOUT Selection Register (CLKOUTSR) can be programmed to select SYSCLK1 as

CLKOUT.

(2)

An interrupt can be triggered by setting the HPI.HAS signal high or low, depending on the setting of the HAS bit in the General-Purpose

I/O Interrupt Control Register 2 (HPGPIOINT2). Refer to the TMS320VC5501/5502 DSP Host Port Interface (HPI) Reference Guide

(literature number SPRU620) for more information on the interrupt capability of the HPI.HAS signal.

(3)

P = (Divider1 Ratio)/(CPU Clock Frequency) in ns. For example, when running parts at 300 MHz with the fast peripheral domain at 1/2

the CPU clock frequency, use P = 2/300 MHz = 6.66 ns.

Figure 5-46. HPI.HAS Interrupt Timings

178

Specifications

TMS320VC5502 bảng dữ liệu(PDF) 178 Page - Texas Instruments

TMS320VC5502 bảng dữ liệu(HTML) 178 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL