SH33F2801PSLASH032PR datasheet(57/407 Pages) SINOWEALTH

57 / 407 page

SH33F2801

1 ~ 0

SW[1:0]

System clock switch

Set to ‘1’ or cleared by software to select the system clock source.

00: HSI as the system clock

01: HSE as the system clock

1x: PLL output as system clock

10.3.2

Clock Configuration Register (RCC_CFGR)

Offset Address: 0x0004

Reset Value:

0x0000 0000

b31

b30

b29

b28

b27

b26

b25

b24

b23

b22

b21

b20

b19

b18

b17

b16

Reserved

HSE

16M

PLL

XTP

PLL

SRC

PLLF[5:0]

b15

b14

b13

b12

b11

b10

PLLF[5:0]

PLLK[2:0]

Reserved

PPRE[2:0]

HPRE[2:0]

Bit

Symbol

Description

31 ~ 20

Reserved

HSEM

Crystal oscillator high frequency mode

0: Crystal oscillator high frequency mode is off

1: Crystal oscillator high frequency mode is on

PLLXTPRE

Pre-divider for PLL entry

After being divided by setting to ‘1’ or clearing by software, it is used as a PLL

input clock.

This bit can only be written when the PLL is turned off.

0: No pre-division

1: 2 frequency division

PLLSRC

PLL entry clock source

Set to ‘1’ or cleared by software to select the PLL input clock source.

This bit can only be written when the PLL is turned off.

0: HSI clock as PLL input clock

1: HSE clock as PLL input clock

17 ~ 12

PLLF[5:0]

PLL multiplication factor F

Determine the PLL multiplier parameter by software settings

This can be written only when the PLL is turned off.

000000: F=15

000001: F=16

000010: F=17

... ...

111101: F=76

111110: F=77

111111: F=78

SH33F2801P/032PR bảng dữ liệu(PDF) 57 Page - SINOWEALTH Electronic Ltd

SH33F2801P/032PR bảng dữ liệu(HTML) 57 Page - SINOWEALTH Electronic Ltd

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL