 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SH33F2801P/032PR bảng dữ liệu(PDF) 45 Page - SINOWEALTH Electronic Ltd |
|
|
|||||||||||||||||||||||||||||
SH33F2801P/032PR bảng dữ liệu(HTML) 45 Page - SINOWEALTH Electronic Ltd |
|
|
45 / 407 page  SH33F2801 45 Bit Symbol Description 31 ~ 0 CNT[31:0] Flash operation timer count value register Flash operation timer based on system clock, it enables or disables countdown function according to CNTEN@CNTCR bit. Only when the count value is counted down to the upper limit of the flash operation timer, the flash memory is allowed to operate. When the flash operation timer count value is counted down to zero, the operation of the flash memory is prohibited. 8.6.10 Flash Operation Timer Upper Limit Register (FLASH_UPCNTR) Offset Address: 0x0034 Reset Value: 0x0000 0000 b31 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 UPCNT[31:0] RW 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 UPCNT[31:0] RW 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Symbol Description 31 ~ 0 UPCNT[31:0] Flash operation timer upper limit Only when the count value of flash operation timer is counted down to the upper limit of the flash operation timer or the initial set value is lower than the upper limit of the flash operation timer, the flash memory is allowed to operate. When the flash operation timer count value is counted down to zero, the operation of the flash memory is prohibited. Note: When UPCNT=0 and CNT=0, the operation of the flash memory is prohibited. 8.6.11 Flash Operation Timer Start Register (FLASH_CNTCR) Offset Address: 0x0038 Reset Value: 0x0000 0000 b31 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 Reserved - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 Reserved CNTE N - RW 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Symbol Description 31 ~ 1 Reserved - 0 CNTEN Flash operation timer start bit 0: flash operation timer enabled 1: flash operation timer disabled Note: CNTEN@CNTCR is set to 1, and the counting down function of flash operation timer is enabled. The counter is counted down to 0, this bit is cleared, and the flash operation timer is disabled. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
