CY8C52LP datasheet(12/114 Pages) CYPRESS

12 / 114 page

PSoC® 5LP: CY8C52LP Family

Datasheet

Document Number: 001-84933 Rev. *L

Page 12 of 114

VCCD. Output of the digital core regulator or the input to the

digital core.

The two VCCD pins must be shorted together, with

the trace between them as short as possible, and a 1uF capacitor

to VSSD. The regulator output is not designed to drive external

circuits. Note that if you use the device with an external core

regulator (externally regulated mode), the voltage applied to

this pin must not exceed the allowable range of 1.71 V to

1.89 V.

When using the internal core regulator (internally

regulated mode, the default), do not tie any power to this pin. For

details see “Power System” section on page 26.

VDDA.

Supply for all analog peripherals and analog core

regulator. VDDA must be the highest voltage present on the

device. All other supply pins must be less than or equal to VDDA.

VDDD.

Supply for all digital peripherals and digital core

regulator. VDDD must be less than or equal to VDDA.

VSSA.

Ground for all analog peripherals.

VSSB.

Ground connection for boost pump.

VSSD.

Ground for all digital logic and I/O pins.

VDDIO0, VDDIO1, VDDIO2, VDDIO3.

Supply for I/O pins. Each

VDDIO must be tied to a valid operating voltage (1.71 V to 5.5 V),

and must be less than or equal to VDDA.

XRES.

External reset pin. Active low with internal pull-up.

CY8C52LP bảng dữ liệu(PDF) 12 Page - Cypress Semiconductor