CY8C52LP datasheet(42/114 Pages) CYPRESS

42 / 114 page

PSoC® 5LP: CY8C52LP Family

Datasheet

Document Number: 001-84933 Rev. *L

Page 42 of 114

Figure 7-4. Datapath Top Level

7.2.2.1

Working Registers

The datapath contains six primary working registers, which are

accessed by CPU firmware or DMA during normal operation.

7.2.2.2

Dynamic Configuration RAM

Dynamic configuration is the ability to change the datapath

function and internal configuration on a cycle-by-cycle basis,

under sequencer control. This is implemented using the 8-word

× 16-bit configuration RAM, which stores eight unique 16-bit

wide configurations. The address input to this RAM controls the

sequence, and can be routed from any block connected to the

UDB routing matrix, most typically PLD logic, I/O pins, or from

the outputs of this or other datapath blocks.

ALU

The ALU performs eight general purpose functions. They are:



Increment



Decrement



Add



Subtract



Logical AND



Logical OR



Logical XOR



Pass, used to pass a value through the ALU to the shift register,

mask, or another UDB register

Independent of the ALU operation, these functions are available:



Shift left



Shift right



Nibble swap



Bitwise OR mask

ALU

Mask

Shift

Data Registers

Output

Muxes

FIFOs

Accumulators

Output to

Programmable

Routing

Chaining

Parallel Input/Output

(To/From Programmable Routing)

Input from

Programmable

Routing

Input

Muxes

To/From

Datapath

To/From

Datapath

PHUB System Bus

R/W Access to All

Registers

Table 7-1. Working Datapath Registers

Name

Function

Description

A0 and A1 Accumulators

These are sources and sinks for

the ALU and also sources for the

compares.

D0 and D1 Data Registers

These are sources for the ALU

and sources for the compares.

F0 and F1 FIFOs

These are the primary interface

to the system bus. They can be a

data source for the data registers

and accumulators or they can

capture data from the accumu-

lators or ALU. Each FIFO is four

bytes deep.

CY8C52LP bảng dữ liệu(PDF) 42 Page - Cypress Semiconductor

CY8C52LP bảng dữ liệu(HTML) 42 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL