CY8C52LP datasheet(53/114 Pages) CYPRESS

53 / 114 page

PSoC® 5LP: CY8C52LP Family

Datasheet

Document Number: 001-84933 Rev. *L

Page 53 of 114

Figure 8-4. Analog Comparator

8.3.2 LUT

The CY8C52LP family of devices contains two LUTs. The LUT is

a two input, one output lookup table that is driven by one or two

of the comparators in the chip. The output of any LUT is routed

to the digital system interface of the UDB array. From the digital

system interface of the UDB array, these signals can be

connected to UDBs, DMA controller, I/O, or the interrupt

controller. The LUT control word written to a register sets the

logic function on the output. The available LUT functions and the

associated control word is shown in Table 8-1

8.4 LCD Direct Drive

The PSoC LCD driver system is a highly configurable peripheral

designed to allow PSoC to directly drive a broad range of LCD

glass. All voltages are generated on chip, eliminating the need

for external components. With a high multiplex ratio of up to 1/16,

the CY8C52LP family LCD driver system can drive a maximum

of 736 segments. The PSoC LCD driver module was also

designed with the conservative power budget of portable devices

in mind, enabling different LCD drive modes and power down

modes to conserve power.

PSoC Creator provides an LCD segment drive component. The

component wizard provides easy and flexible configuration of

LCD resources. You can specify pins for segments and

commons along with other options. The software configures the

device to meet the required specifications. This is possible

because of the programmability inherent to PSoC devices.

Key features of the PSoC LCD segment system are:



LCD panel direct driving



Type A (standard) and Type B (low power) waveform support



Wide operating voltage range support (2 V to 5 V) for LCD

panels



Static, 1/2, 1/3, 1/4, 1/5 bias voltage levels



Internal bias voltage generation through internal resistor ladder



Up to 62 total common and segment outputs



Up to 1/16 multiplex for a maximum of 16 backplane/common

outputs



Up to 62 front plane/segment outputs for direct drive



Drives up to 736 total segments (16 backplane × 46 front plane)



Up to 64 levels of software controlled contrast



Ability to move display data from memory buffer to LCD driver

through DMA (without CPU intervention)

ANAIF

comp0

comp1

LUT0

LUT1

LUT2

LUT3

From

Analog

Routing

From

Analog

Routing

UDBs

Table 8-1. LUT Function vs. Program Word and Inputs

Control Word

Output (A and B are LUT inputs)

0000b

FALSE

(‘0’)

0001b

AND B

0010b

AND (NOT B)

0011b

0100b

(NOT A) AND B

0101b

0110b

XOR B

0111b

OR B

1000b

NOR B

1001b

XNOR B

1010b

NOT B

1011b

OR (NOT B)

1100b

NOT A

1101b

(NOT A) OR B

1110b

NAND B

1111b

TRUE

(‘1’)

CY8C52LP bảng dữ liệu(PDF) 53 Page - Cypress Semiconductor

CY8C52LP bảng dữ liệu(HTML) 53 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL