TMS320VC5502 datasheet(119/189 Pages) TI

119 / 189 page

www.ti.com

TMS320VC5502

Fixed-Point Digital Signal Processor

SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004

Table 3-71. UART

WORD ADDRESS

DESCRIPTION

RESET VALUE(1)

0x9C00

URRBR/

Receive Buffer Register

xxxx xxxx

URTHR/

Transmit Holding Register

URDLL(2)

Divisor Latch LSB Register

0x9C01

URIER/

Interrupt Enable Register

0000 0000

URDLM(3)

Divisor Latch MSB Register

0x9C02

URIIR/

Interrupt Identification Register

0000 0001

URFCR(4)

FIFO Control Register

0000 0000

0x9C03

URLCR

Line Control Register

0000 0000

0x9C04

URMCR

Modem Control Register

0000 0000

0x9C05

URLSR

Line Status Register

0110 0000

0x9C07

URSCR

Scratch Register

xxxx xxxx

0x9C08

URDLL(2)

Divisor Latch LSB Register

–

0x9C09

URDLM(3)

Divisor Latch MSB Register

–

0x9C0A

URPID1

Peripheral ID Register (LSW)

–

0x9C0B

URPID2

Peripheral ID Register (MSW)

–

0x9C0C

URPECR

Power and Emulation Control Register

0000 0000 0000 0000

(1)

x denotes a "don't care."

(2)

The registers URRBR, URTHR, and URDLL share one address. URDLL also has a dedicated address. When using the dedicated

address, the DLAB bit can be kept cleared, so that URRBR and URTHR are always selected at the shared address.

•

If DLAB = 0:

Read Only: URRBR

Write Only: URTHR

•

If DLAB = 1:

Read/Write: URDLL

(3)

The registers URIER and URDLM share one address. URDLM also has a dedicated address. When using the dedicated address, the

DLAB bit can be kept cleared, so that URIER is always selected at the shared address.

•

If DLAB = 0:

Read/Write: URIER

•

If DLAB = 1:

Read/Write: URDLM

(4)

The registers URIIR and URFCR share one address.

•

Read Only: URIIR

•

Write Only: URFCR

Table 3-72. External Bus Selection

WORD ADDRESS

DESCRIPTION

RESET VALUE

0x6C00

XBSR

External Bus Selection Register

0000 0000 0000 0000

0x8800

XBCR

External Bus Control Register

0000 0000 0000 0000

Table 3-73. Clock Mode Register

WORD ADDRESS

DESCRIPTION

RESET VALUE

0x8C00

CLKMD

Clock Mode Control Register

0000 0000 0000 0000

Functional Overview

119

TMS320VC5502 bảng dữ liệu(PDF) 119 Page - Texas Instruments

TMS320VC5502 bảng dữ liệu(HTML) 119 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL