ADC32RF83 datasheet(107/138 Pages) TI

107 / 138 page

107

ADC32RF80, ADC32RF83

www.ti.com

SBAS774A – MAY 2016 – REVISED DECEMBER 2016

Product Folder Links: ADC32RF80 ADC32RF83

Submit Documentation Feedback

8.5.12.22.1

Figure 212. Register 038h

TEST PATTERN DDC2 Q-DATA

TEST PATTERN DDC2 I -DATA

R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 95. Register 038h Field Descriptions

Bit

Field

Type

Reset

Description

7-4

TEST PATTERN DDC2 Q-DATA

These bits select the test patten for the Q stream of the DDC2.

0000 = Normal operation using ADC output data

0001 = Outputs all 0s

0010 = Outputs all 1s

0011 = Outputs toggle pattern: output data are an alternating

sequence of 10101010101010 and 01010101010101

0100 = Output digital ramp: output data increment by one LSB

every clock cycle from code 0 to 65535

0110 = Single pattern: output data are a custom pattern 1 (75h

and 76h)

0111 Double pattern: output data alternate between custom

pattern 1 and custom pattern 2

1000 = Deskew pattern: output data are AAAAh

1001 = SYNC pattern: output data are FFFFh

3-0

TEST PATTERN DDC2 I -DATA

R/W

These bits select the test patten for the I stream of the DDC2.

0000 = Normal operation using ADC output data

0001 = Outputs all 0s

0010 = Outputs all 1s

0011 = Outputs toggle pattern: output data are an alternating

sequence of 10101010101010 and 01010101010101

0100 = Output digital ramp: output data increment by one LSB

every clock cycle from code 0 to 65535

0110 = Single pattern: output data are a custom pattern 1 (75h

and 76h)

0111 Double pattern: output data alternate between custom

pattern 1 and custom pattern 2

1000 = Deskew pattern: output data are AAAAh

1001 = SYNC pattern: output data are FFFFh

8.5.12.22.2

Figure 213. Register 039h

USE COMMON TEST

PATTERN

W-0h

R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 96. Register 039h Field Descriptions

Bit

Field

Type

Reset

Description

7-1

Must write 0

USE COMMON TEST PATTERN

R/W

0 = Each data stream sends test patterns programmed by

bits[3:0] of register 37h.

1 = Test patterns are individually programmed for the I and Q

stream of each DDC using the TEST PATTERN DDCx y-DATA

ADC32RF83 bảng dữ liệu(PDF) 107 Page - Texas Instruments

ADC32RF83 bảng dữ liệu(HTML) 107 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL