ADC32RF83 datasheet(65/138 Pages) TI

65 / 138 page

R/W

SDIN

SCLK

SEN

RESET

A11 A10

ADC32RF80, ADC32RF83

www.ti.com

SBAS774A – MAY 2016 – REVISED DECEMBER 2016

Product Folder Links: ADC32RF80 ADC32RF83

Submit Documentation Feedback

8.4.3.3 Serial Register Write: Digital Bank

The digital bank contains seven pages (Offset Corrector Page for channel A and B; Digital Gain Page for channel

A and B; Main digital Page for channel A and B; and JESD Digital Page). The timing for the individual page

selection is shown in Figure 139. The registers located in the pages of the digital bank can be programmed by:

1. Driving the SEN pin low.

2. Setting the M bit to 1 and specifying the page with with the desired register. There are seven pages in Digital

Bank. These pages can be selected by appropriately programming register bits DIGITAL BANK PAGE SEL,

located in addresses 002h, 003h, and 004h, using three consecutive SPI cycles. Addressing in a SPI cycle

begins with 4xxx when selecting a page from digital bank because the M bit must be set to 1.

–

To select the offset corrector page channel A: write address 4004h with 61h, 4003h with 00h, and 4002h

with 00h.

–

To select the offset corrector page channel B: write address 4004h with 61h, 4003h with 01h, and 4002h

with 00h.

–

To select the digital gain page channel A: write address 4004h with 61h, 4003h with 00h, and 4002h with

05h.

–

To select the digital gain page channel B: write address 4004h with 61h, 4003h with 01h, and 4002h with

05h.

–

To select the main digital page channel A: write address 4004h with 68h, 4003h with 00h, and 4002h with

00h.

–

To select the main digital page channel B: write address 4004h with 68h, 4003h with 01h, and 4002h with

00h.

–

To select the JESD digital page: write address 4004h with 69h, 4003h with 00h, and 4002h with 00h.

Figure 139. SPI Write Timing Diagram for Digital Bank Page Selection

ADC32RF83 bảng dữ liệu(PDF) 65 Page - Texas Instruments