ADC32RF83 datasheet(92/138 Pages) TI

92 / 138 page

ADC32RF80, ADC32RF83

SBAS774A – MAY 2016 – REVISED DECEMBER 2016

www.ti.com

Product Folder Links: ADC32RF80 ADC32RF83

Submit Documentation Feedback

8.5.11.3 Register 003h (address = 003h), JESD Digital Page

Figure 173. Register 003h

LINK LAYER TESTMODE

LINK LAY RPAT

LMFC MASK

RESET

JESD MODE1

JESD MODE2

RAMP 12BIT

R/W-0h

R/W-1h

R/W-0h

LEGEND: R/W = Read/Write; -n = value after reset

Table 61. Register 003h Field Descriptions

Bit

Field

Type

Reset

Description

7-5

LINK LAYER TESTMODE

R/W

These bits generate a pattern according to section 5.3.3.8.2 of

the JESD204B document.

000 = Normal ADC data

001 = D21.5 (high-frequency jitter pattern)

010 = K28.5 (mixed-frequency jitter pattern)

011 = Repeat initial lane alignment (generates a K28.5 character

and repeats lane alignment sequences continuously)

100 = 12-octet RPAT jitter pattern

LINK LAY RPAT

R/W

This bit changes the running disparity in a modified RPAT

pattern test mode (only when link layer test mode = 100).

0 = Normal operation

1 = Changes disparity

LMFC MASK RESET

R/W

0 = Normal operation

JESD MODE1

R/W

These bits select the configuration register to configure the

correct LMFS frame assemblies for different decimation settings;

see the JESD frame assembly tables in the JESD204B Frame

Assembly section

JESD MODE2

R/W

These bits select the configuration register to configure the

correct LMFS frame assemblies for different decimation settings;

see the JESD frame assembly tables in the JESD204B Frame

Assembly section

RAMP 12BIT

R/W

12-bit RAMP test pattern.

0 = Normal data output

1 = Digital output is the RAMP pattern

8.5.11.4 Register 004h (address = 004h), JESD Digital Page

Figure 174. Register 004h

REL ILA SEQ

W-0h

R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 62. Register 004h Field Descriptions

Bit

Field

Type

Reset

Description

7-2

Must write 0

1-0

REL ILA SEQ

R/W

These bits delay the generation of the lane alignment sequence

by 0, 1, 2, or 3 multiframes after the code group synchronization.

00 = 0 multiframe delays

01 = 1 multiframe delay

10 = 2 multiframe delays

11 = 3 multiframe delays

ADC32RF83 bảng dữ liệu(PDF) 92 Page - Texas Instruments

ADC32RF83 bảng dữ liệu(HTML) 92 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL