TMS320DM355CZCEA13 datasheet(139/163 Pages) TI1

139 / 163 page

SPI_CLK

(ClockPolarity=0)

SPI_CLK

(ClockPolarity=1)

SPI_DI

(Input)

SPI_DO

(Output)

MSBIN

DATA

LSBIN

LSBOUT

MSBOUT

DATA

SPI_EN

TMS320DM355

www.ti.com

SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010

SPI Master Mode Timings (Clock Phase = 0)

Table 5-29. Timing Requirements for SPI Master Mode [Clock Phase = 0] (1)(see Figure 5-37)

DM355

NO.

PARAMETER

UNIT

MIN

MAX

Setup time, SPI_DI (input) valid before SPI_CLK (output)

tsu(DIV-CLKL)

Clock Polarity = 0

.5P + 3

falling edge

Setup time, SPI_DI (in put) valid before SPI_CLK (output)

tsu(DIV-CLKH)

Clock Polarity = 1

.5P + 3

rising edge

Hold time, SPI_DI (input) valid after SPI_CLK (output) falling

th(CLKL-DIV)

Clock Polarity = 0

.5P + 3

edge

Hold time, SPI_DI (input) valid after SPI_CLK (output) rising

th(CLKH-DIV)

Clock Polarity = 1

2.5P + 3

edge

(1)

P = 1/SYSCLK2 in nanoseconds (ns). For example, if the SYSCLK2 frequency is 135 MHz, use P = 7.41 ns. See Section 3.5 , Device

Clocking, for more information on the supported clock configurations of the DM355.

Table 5-30. Switching Characteristics Over Recommended Operating Conditions for SPI Master Mode

[Clock Phase = 0] (see Figure 5-37)

DM355

NO.

PARAMETER

UNIT

MIN

MAX

Delay time, SPI_CLK (output) rising edge to SPI_DO

td(CLKH-DOV)

Clock Polarity = 0

-4

(output) transition

Delay time, SPI_CLK (output) falling edge to SPI_DO

td(CLKL-DOV)

Clock Polarity = 1

-4

(output) transition

Delay time, SPI_EN[1:0] (output) falling edge to first SPI_CLK (output) rising or falling

td(ENL-CLKH/L)

2P(1)

(1)

edge

P+.5C(2

td(CLKH/L-ENH)

Delay time, SPI_CLK (output) rising or falling edge to SPI_EN[1:0] (output) rising edge

(2)

)

(1)

The delay time can be adjusted using the SPI module register C2TDELAY. See the TMS320DM355 DMSoC Serial Peripheral Interface

(SPI) User's Guide (literature number SPRUED4).

(2)

The delay time can be adjusted using the SPI module register T2CDELAY. See the TMS320DM355 DMSoC Serial Peripheral Interface

(SPI) User's Guide (literature number SPRUED4).

Figure 5-37. SPI Master Mode External Timing (Clock Phase = 0)

DM355 Peripheral Information and Electrical Specifications

139

Submit Documentation Feedback

Product Folder Link(s): TMS320DM355

TMS320DM355CZCEA13 bảng dữ liệu(PDF) 139 Page - Texas Instruments

TMS320DM355CZCEA13 bảng dữ liệu(HTML) 139 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL