TMS320DM355CZCEA13 datasheet(95/163 Pages) TI1

95 / 163 page

TMS320DM355

www.ti.com

SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010

3.14 64-Bit Crossbar Architecture

The DM355 uses a 64-bit crossbar architecture to control access between device processors, subsystems

and peripherals. It includes an EDMA Controller consisting of a DMA Transfer Controller (TC) and a DMA

Channel Controller (CC). The TC provides two DMA channels for transfer between slave peripherals. The

CC provides a user and event interface to the EDMA system. It includes up to 64 event channels to which

all system synchronization events can be mapped and 8 auto submit “quick” channels (QDMA). In most

ways, these channels are identical. A channel refers to a specific ‘event’ that can cause a transfer to be

submitted to the TC as a Transfer Request.

3.14.1 Crossbar Connections

There are five transfer masters (TCs have separate read and write connections) connected to the

crossbar; ARM, the Video Processing Sub-system (VPSS), the master peripherals (USB), and two EDMA

transfer controllers. These can be connected to four separate slave ports; ARM, the DDR EMIF, and CFG

bus peripherals. Not all masters may connect to all slaves. Connection paths are indicated by

√ at

intersection points shown in Table 3-28

Table 3-28. Crossbar Connection Matrix

Slave Module

DMA Master

ARM Internal

MPEG4/JPEG

Config Bus Registers and

DDR EMIF Memory

Memory

Coprocessor

Memory

ARM

√

VPSS

√

DMA Master Peripherals (USB)

√

EDMA3TC0

√

EDMA3TC1

√

3.14.2 EDMA Controller

The EDMA controller handles all data transfers between memories and the device slave peripherals on

the DM355 device. These are summarized as follows:

•

Transfer to/from on-chip memories

–

ARM program/data RAM

–

MPEG4/JPEG Coprocessor memory

•

Transfer to/from external storage

–

DDR2 / mDDR SDRAM

–

Asynchronous EMIF

–

OneNAND flash

–

NAND flash

–

Smart Media, SD, MMC, xD media storage

•

Transfer to/from peripherals

–

ASP

–

SPI

–

I2C

–

PWM

–

RTO

–

GPIO

–

Timer/WDT

–

UART

–

MMC/SD

Detailed Device Description

Submit Documentation Feedback

Product Folder Link(s): TMS320DM355

TMS320DM355CZCEA13 bảng dữ liệu(PDF) 95 Page - Texas Instruments

TMS320DM355CZCEA13 bảng dữ liệu(HTML) 95 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL