TMS320DM355CZCEA13 datasheet(78/163 Pages) TI1

78 / 163 page

TMS320DM355

SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010

www.ti.com

3.6

PLL Controller (PLLC)

This section describes the PLL Controllers for PLL1 and PLL2. See the TMS320DM35x Digital Media

System-on-Chip (DMSoC) ARM Subsystem Reference Guide (literature number SPRUFB3) for more

information on the PLL controllers.

3.6.1

PLL Controller Module

The DM355 has two PLL controllers that provide clocks to different components of the chip. PLL controller

1 (PLLC1) provides clocks to most of the components of the chip. PLL controller 2 (PLLC2) provides

clocks to the DDR PHY.

As a module, the PLL controller provides the following:

•

Glitch-free transitions (on changing PLL settings)

•

Domain clocks alignment

•

Clock gating

•

PLL bypass

•

PLL power down

The various clock outputs given by the PLL controller are as follows:

•

Domain clocks: SYSCLKn

•

Bypass domain clock: SYSCLKBP

•

Auxiliary clock from reference clock: AUXCLK

Various dividers that can be used are as follows:

•

Pre-PLL divider: PREDIV

•

Post-PLL divider: POSTDIV

•

SYSCLK divider: PLLDIV1, …, PLLDIVn

•

SYSCLKBP divider: BPDIV

Multipliers supported are as follows:

•

PLL multiplier control: PLLM

Detailed Device Description

Submit Documentation Feedback

Product Folder Link(s): TMS320DM355

TMS320DM355CZCEA13 bảng dữ liệu(PDF) 78 Page - Texas Instruments

TMS320DM355CZCEA13 bảng dữ liệu(HTML) 78 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL