TMS320DM355CZCEA13 datasheet(111/163 Pages) TI1

111 / 163 page

TMS320DM355

www.ti.com

SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010

5.6

General-Purpose Input/Output (GPIO)

The GPIO peripheral provides general-purpose pins that can be configured as either inputs or outputs.

When configured as an output, a write to an internal register can control the state driven on the output pin.

When configured as an input, the state of the input is detectable by reading the state of an internal

interrupt/event generation modes. The GPIO peripheral provides generic connections to external devices.

The GPIO pins are grouped into banks of 16 pins per bank (i.e., bank 0 consists of GPIO [0:15]). There

are a total of 7 GPIO banks in the DM355, because the DM355 has 104 GPIOs.

The DM355 GPIO peripheral supports the following:

•

Up to 104 3.3v GPIO pins, GPIO[103:0]

•

Interrupts:

–

Up to 10 unique GPIO[9:0] interrupts from Bank 0

–

Up to 7 GPIO (bank aggregated) interrupt signals, one from each of the 7 banks of GPIOs

–

Interrupts can be triggered by rising and/or falling edge, specified for each interrupt capable GPIO

signal

•

DMA events:

–

Up to 10 unique GPIO DMA events from Bank 0

–

Up to 7 GPIO (bank aggregated) DMA event signals, one from each of the 7 banks of GPIOs

•

Set/clear functionality: Firmware writes 1 to corresponding bit position(s) to set or to clear GPIO

signal(s). This allows multiple firmware processes to toggle GPIO output signals without critical section

protection (disable interrupts, program GPIO, re-enable interrupts, to prevent context switching to

anther process during GPIO programming).

•

Separate Input/Output registers

•

Output register in addition to set/clear so that, if preferred by firmware, some GPIO output signals can

be toggled by direct write to the output register(s).

•

Output register, when read, reflects output drive status. This, in addition to the input register reflecting

pin status and open-drain I/O cell, allows wired logic be implemented.

For more detailed information on GPIOs, see the TMS320DM35x Digital Media System-on-Chip (DMSoC)

General-Purpose Input/Output (GPIO) Reference Guide (literature number SPRUEE6).

5.6.1

GPIO Peripheral Input/Output Electrical Data/Timing

Table 5-10. Timing Requirements for GPIO Inputs (see Figure 5-12)

DM355

NO.

PARAMETER

UNIT

MIN

MAX

tw(GPIH)

Pulse duration, GPIx high

tw(GPIL)

Pulse duration, GPIx low

Table 5-11. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs

(see Figure 5-12)

DM355

NO.

PARAMETER

UNIT

MIN

MAX

tw(GPOH)

Pulse duration, GPOx high

26(1)

tw(GPOL)

Pulse duration, GPOx low

26(1)

(1)

This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the

GPIO is dependent upon internal bus activity.

DM355 Peripheral Information and Electrical Specifications

111

Submit Documentation Feedback

Product Folder Link(s): TMS320DM355

TMS320DM355CZCEA13 bảng dữ liệu(PDF) 111 Page - Texas Instruments

TMS320DM355CZCEA13 bảng dữ liệu(HTML) 111 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL