công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMS320DM355CZCEA13 bảng dữ liệu(PDF) 147 Page - Texas Instruments

tên linh kiện TMS320DM355CZCEA13
Giải thích chi tiết về linh kiện  Digital Media System-on-Chip (DMSoC)
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320DM355CZCEA13 bảng dữ liệu(HTML) 147 Page - Texas Instruments

Back Button TMS320DM355CZCEA13 Datasheet HTML 143Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 144Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 145Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 146Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 147Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 148Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 149Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 150Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 151Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 163 page
background image
Bit(n-1)
(n-2)
(n-3)
Bit0
Bit(n-1)
(n-2)
(n-3)
14
11
10
9
3
3
2
8
6
5
4
4
13(A)
13(A)
A. ParameterNo.13appliestothefirstdatabitonly whenXDATDLY ≠ 0.
CLKR
FSR(int)
FSR(ext)
DR
CLKX
FSX(int)
FSX(ext)
FSX
(XDATDLY=00b)
DX
15
CLKS
16
16
17
17
3
2
3
7
12
TMS320DM355
www.ti.com
SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010
Figure 5-41. ASP Timing
Table 5-37. ASP as SPI Timing Requirements
CLKSTP = 10b, CLKXP = 0 (see Figure 5-42)
MASTER
NO.
PARAMETER
UNIT
MIN
MAX
M30
tsu(DRV-CKXL)
Setup time, DR valid before CLKX low
11
ns
M31
th(CKXL-DRV)
Hold time, DR valid after CLKX low
0
ns
Table 5-38. ASP as SPI Switching Characteristics(1) (2)
CLKSTP = 10b, CLKXP = 0 (see Figure 5-42)
MASTER
NO.
PARAMETER
UNIT
MIN
MAX
38.5 or
M33
tc(CKX)
Cycle time, CLKX
ns
2P(1) (3)
M24
td(CKXL-FXH)
Delay time, CLKX low to FSX high(2)
T – 2
T + 3
ns
M25
td(FXL-CKXH)
Delay time, FSX low to CLKX high(4)
L1 – 2
L1 + 2
ns
M26
td(CKXH-DXV)
Delay time, CLKX high to DX valid
–2
6
ns
M27
tdis(CKXL-DXHZ)
Disable time, DX high impedance following last data bit from CLKX low
L1 – 3
L1 +3
ns
(1)
P = (1/SYSCLK2), where SYSCLK2 is an output clock of PLLC1 (see Section 3.5 ) .
(2)
T = CLKX period = (1 + CLKGDV) × 2P
L1 = CLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) × 2P when CLKGDV is even
(3)
Use which ever value is greater.
(4)
FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master
clock (CLKX).
Copyright © 2007–2010, Texas Instruments Incorporated
DM355 Peripheral Information and Electrical Specifications
147
Submit Documentation Feedback
Product Folder Link(s): TMS320DM355



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com