PCI9060ES datasheet(79/192 Pages) ETC

79 / 192 page

SECTION 4

PCI 9080

REGISTERS

©PLX Technology, Inc., 1997

Page 70

Version 1.02

4.4.12 (DMCFGA; PCI:2Ch, LOC:ACh) PCI Configuration Address Register for Direct Master to

PCI IO/CFG

Table 4-44. (DMCFGA; PCI:2Ch, LOC:ACh) PCI Configuration Address Register for Direct Master to PCI IO/CFG

Field

Description

Read

Write

Value after Reset

1:0

Configuration Type (00=Type 0, 01=Type 1).

Yes

7:2

be programmed and a new PCI configuration cycle must be generated.

Yes

10:8

Function Number.

Yes

15:11

Device Number.

Yes

23:16

Bus Number.

Yes

30:24

Reserved.

Yes

Configuration Enable. Value of 1 allows local to PCI I/O accesses to be converted

to a PCI configuration cycle. The parameters in this table are used to generate the

PCI configuration address.

Yes

Note:

Refer to the Configuration Cycle Generation example in Section 3.6.1.6, “CFG (PCI Configuration Type 0 or Type

1 Cycles).”

4.4.13 (LAS1RR; PCI:F0h, LOC:170h) Local Address Space 1 Range Register for PCI to Local

Bus

Table 4-45. (LAS1RR; PCI:F0h, LOC:170h) Local Address Space 1 Range Register for PCI to Local Bus

Field

Description

Read

Write

Value after Reset

Memory Space Indicator. Value of 0 indicates Local Address Space 1 maps into

PCI memory space. Value of 1 indicates address space 1 maps into PCI I/O space.

Yes

2:1

If mapped into memory space, encoding is as follows:

2/1

Meaning

0 0

Locate anywhere in 32 bit PCI address space

0 1

Locate below 1 MB in PCI address space

1 0

Locate anywhere in 64 bit PCI address space

1 1

Reserved

If mapped into I/O space, bit 1 must be set to 0.

Bit 2 is included with bits [31:3] to indicate decoding range.

Yes

If mapped into memory space, a value of 1 indicates reads are prefetchable (bit has

no effect on the operation of the PCI 9080, but is for system status). If mapped into

I/O space, bit is included with bits [31:2] to indicate decoding range.

Yes

31:4

Specifies which PCI address bits to use for decoding a PCI access to local bus

space 1. Each of the bits corresponds to a PCI address bit. Bit 31 corresponds to

Address bit 31. Write a value of 1 to all bits that must be included in decode and a 0

to all others (Used in conjunction with PCI Configuration Register Ch 1). Default is

1 MB.

Yes

FFF0000h

Note:

Range (not Range register) must be power of 2. “Range register value” is the inverse of range.

User should limit all I/O spaces to 256 bytes per PCI 2.1 spec.

If QSR bit 0 is set, defines PCI Base Address 0.

PCI9060ES bảng dữ liệu(PDF) 79 Page - List of Unclassifed Manufacturers

PCI9060ES bảng dữ liệu(HTML) 79 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL