MC9S08DZ96F2CLL datasheet(217/458 Pages) FREESCALE

217 / 458 page

Chapter 10 Analog-to-Digital Converter (S08ADC12V1)

MC9S08DZ128 Series Data Sheet, Rev. 1

Freescale Semiconductor

217

In 10-bit mode, the ADCCVH register holds the upper two bits of the 10-bit compare value (ADCV[9:8]).

These bits are compared to the upper two bits of the result following a conversion in 10-bit mode when the

compare function is enabled.

In 8-bit mode, ADCCVH is not used during compare.

10.3.6

Compare Value Low Register (ADCCVL)

This register holds the lower 8 bits of the 12-bit or 10-bit compare value or all 8 bits of the 8-bit compare

value. When the compare function is enabled, bits ADCV[7:0] are compared to the lower 8 bits of the

result following a conversion in 12-bit, 10-bit or 8-bit mode.

10.3.7

Conﬁguration Register (ADCCFG)

ADCCFG selects the mode of operation, clock source, clock divide, and conﬁgures for low power and

long sample time.

7654

210

ADCV7

ADCV6

ADCV5

ADCV4

ADCV3

ADCV2

ADCV1

ADCV0

Reset:

Figure 10-8. Compare Value Low Register(ADCCVL)

7654

210

ADLPC

ADIV

ADLSMP

MODE

ADICLK

Reset:

Figure 10-9. Conﬁguration Register (ADCCFG)

Table 10-6. ADCCFG Register Field Descriptions

Field

Description

ADLPC

Low-Power Conﬁguration. ADLPC controls the speed and power conﬁguration of the successive approximation

converter. This optimizes power consumption when higher sample rates are not required.

0 High speed conﬁguration

1 Low power conﬁguration:The power is reduced at the expense of maximum clock speed.

6:5

ADIV

Clock Divide Select. ADIV selects the divide ratio used by the ADC to generate the internal clock ADCK.

Table 10-7 shows the available clock conﬁgurations.

ADLSMP

Long Sample Time Conﬁguration. ADLSMP selects between long and short sample time. This adjusts the

sample period to allow higher impedance inputs to be accurately sampled or to maximize conversion speed for

lower impedance inputs. Longer sample times can also be used to lower overall power consumption when

continuous conversions are enabled if high conversion rates are not required.

0 Short sample time

1 Long sample time

MC9S08DZ96F2CLL bảng dữ liệu(PDF) 217 Page - Freescale Semiconductor, Inc

MC9S08DZ96F2CLL bảng dữ liệu(HTML) 217 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL