MC9S08DZ96F2CLL datasheet(66/458 Pages) FREESCALE

66 / 458 page

Chapter 4 Memory

MC9S08DZ128 Series Data Sheet, Rev. 1

Freescale Semiconductor

4.5

RAM

The MC9S08DZ128 Series includes static RAM. The locations in RAM below 0x0100 can be accessed

using the more efﬁcient direct addressing mode, and any single bit in this area can be accessed with the bit

manipulation instructions (BCLR, BSET, BRCLR, and BRSET). Locating the most frequently accessed

program variables in this area of RAM is preferred.

The RAM retains data while the MCU is in low-power wait, stop2, or stop3 mode. At power-on the

contents of RAM are uninitialized. RAM data is unaffected by any reset if the supply voltage does not drop

below the minimum value for RAM retention (VRAM).

For compatibility with M68HC05 MCUs, the HCS08 resets the stack pointer to 0x00FF. In the

MC9S08DZ128 Series, it is usually best to reinitialize the stack pointer to the top of the RAM so the direct

page RAM can be used for frequently accessed RAM variables and bit-addressable program variables.

Include the following 2-instruction sequence in your reset initialization routine (where RamLast is equated

to the highest address of the RAM in the Freescale Semiconductor equate ﬁle).

LDHX

#RamLast+1

;point one past RAM

TXS

;SP<-(H:X-1)

NOTE

On most devices in the MC9S08DZ128 Series, more than 4K of RAM is

present in two separate address blocks.

When security is enabled, the RAM is considered a secure memory resource and is not accessible through

BDM or code executing from non-secure memory. See Section 4.6.9, “Security”, for a detailed description

of the security feature.

76543210

00000000

D7D6D5D4D3D2D1D0

Reset:

Figure 4-10. Linear Address Pointer Add Byte Register (LAPAB)

Table 4-11. Linear Address Pointer Add Byte Register Field Descriptions

Field

Description

7:0

D7:D0

The 2s complement value written to LAPAB will be added to contents of the linear address pointer register,

LAP2:LAP0. Writing a value of 0x7f to LAPAB will increase LAP by 127, a value of 0x80 will decrease LAP by

128, and a value of 0xff will decrease LAP by 1.

MC9S08DZ96F2CLL bảng dữ liệu(PDF) 66 Page - Freescale Semiconductor, Inc