XM33C321ASPZR datasheet(83/122 Pages) TI2

83 / 122 page

• Auto-count and compute function up to size of data transfer to generate digest (signature) without host-

assistance.

• Interrupt generation to read digest (signature)

For more details, see the SHA256 chapter of the MSPM33C3x 160-MHz Microcontrollers Technical Reference

Manual.

8.13.4 Public Key Algorithm (PKA)

The PKA accelerator supports mathematical operations needed for elliptic curves up to 521 bits and RSA key

pair generation up to 3072 bits. The module enables the following capabilities for user application.

• Key Agreement Schemes

– Elliptic curve Diffie–Hellman (ECDH)

– Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)

• Signature Generation and Verification

– Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)

– RSA PKCS#1 v1.5 and PSS digital signature generation and verification for 2048 and 3072-bit keys

• Curve Support

– Short Weierstrass form: NIST-P224, NIST-P256, NIST-P384, NIST-P521, Brainpool-256R1,

Brainpool-384R1, Brainpool-512R1, secp256r1

– Montgomery form: Curve25519

For more details, see the PKA chapter of the MSPM33C3x 160-MHz Microcontrollers Technical Reference

Manual.

8.13.5 TRNG

The true random number generator (TRNG) utilizes an internal circuit to generate 32-bit random numbers. The

TRNG is intended to be used as a source to a deterministic random number generator (DRNG) to build a

FIPS-140-2 compliant system. Key features of the TRNG include:

• Generation of 32-bit random numbers

– For a new 32-bit random number, atleast 128 TRNG clock cycles (32 × 4 = 128 TRNG clock cycles) are

recommended

• Built-in health tests

• Available in RUN and SLEEP modes

For more details, see the TRNG chapter of the MSPM33C3x 160-MHz Microcontrollers Technical Reference

Manual.

8.13.6 Keystore

The Keystore controller provides secure management of the Advanced Encryption Engine (AES) keys. The

use-model of the keystore controller is to securely deposit keys into it during the execution of customer secure

code, and have the AES engine access them subsequently in a secure manner without leaking any key data to

observers. Both 128 and 256-bit keys can be stored in the keystore's key slots. The keystore and its interaction

with the AES engine are designed for secure operation including thwarting partial key modification attacks.

• Support for storage of up to 4 keys (128-bits)

• Support for storage of up to 2 keys (256-bits)

For more details, see the KEYSTORE chapter of the MSPM33C3x 160-MHz Microcontrollers Technical

Reference Manual.

8.13.7 CRC

The cyclical redundancy check (CRC) module provides a signature for an input data sequence. Key features of

the CRC module include:

• Support for 16-bit CRC based on CRC16-CCITT

• Support for 32-bit CRC based on CRC32-ISO3309

www.ti.com

MSPM33C321A, MSPM33C3219

SLASFB6A – DECEMBER 2025 – REVISED SEPTEMBER 2026

Submit Document Feedback

Product Folder Links: MSPM33C321A MSPM33C3219

XM33C321ASPZR bảng dữ liệu(PDF) 83 Page - Texas Instruments

XM33C321ASPZR bảng dữ liệu(HTML) 83 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL