IMX93CEC datasheet(67/123 Pages) NXP

67 / 123 page

MSB IN

BIT 6 . . . 1

Peripheral MSB

Peripheral LSB OUT

SEE

NOTE

see

note

(INPUT)

(CPOL=0)

SCK

(CPOL=1)

PCS

(INPUT)

SOUT

(INPUT)

SIN

(OUTPUT)

LSB IN

BIT 6 . . . 1

NOTE: Not defined

tSCK

tLead

tW SCK

tLag

tSU

tHI

tdis

tHO

tRI/FI

tRO/FO

Figure 37. LPSPI Peripheral mode timing (CPHA = 0)

MSB IN

BIT 6 . . . 1

Peripheral LSB OUT

Peripheral MSB OUT

see

note

(INPUT)

(CPOL=0)

SCK

(CPOL=1)

PCS

(INPUT)

SOUT

(INPUT)

SIN

(OUTPUT)

LSB IN

BIT 6 . . . 1

NOTE: Not defined

tSCK

tLead

tLag

tW SCK

tSU

tHI

tdis

tHO

tRI/FI

tRO/FO

Figure 38. LPSPI Peripheral mode timing (CPHA = 1)

4.12.5 LPI2C timing parameters

LPI2C is a low-power Inter-Integrated Circuit (I2C) module that supports an efficient interface to an I2C bus as a controller and/or

as a target.

Table 71. LPI2C module timing parameters[1]

Symbol

Description

Min

Max

Unit

Notes

fSCL

SCL clock frequency

Standard mode (Sm)

100

kHz

[2]

Fast mode (Fm)

400

Table continues on the next page...

NXP Semiconductors

IMX93CEC

i.MX 93 Applications Processors Data Sheet for Commercial Products

IMX93CEC

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7 — 12 February 2026

Document feedback

67 / 123

IMX93CEC bảng dữ liệu(PDF) 67 Page - NXP Semiconductors

IMX93CEC bảng dữ liệu(HTML) 67 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL