| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
IMX93CEC bảng dữ liệu(PDF) 66 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX93CEC bảng dữ liệu(HTML) 66 Page - NXP Semiconductors |
|
66 / 123 page ![]() <<CLASSIFICATION>> <<NDA MESSAGE>> 38 MSB IN2 BIT 6 . . . 1 Controller MSB OUT Controller LSB OUT PORT DATA PORT DATA 1.If configured as output 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB. (OUTPUT) (CPOL=0) SCK SCK (CPOL=1) PCS1 (OUTPUT) (OUTPUT) SOUT (OUTPUT) SIN (INPUT) LSB IN BIT 6 . . . 1 tSCK tLead tLag tW SCK tW SCK tSU tHI tV tHO tRI/FI tRI/FI tRO/FO tRO/FO Figure 36. LPSPI Controller mode timing (CPHA = 1) Table 70. LPSPI Peripheral mode timing[1],[2] Number Symbol Description Min. Max. Units Note 1 fSCK Frequency of LPSPI clock 0 30 MHz — 2 tSCK SCK period 2 x tperiph — ns [3] 3 tLead Enable lead time 1 — tperiph — 4 tLag Enable lag time 1 — tperiph — 5 tWSCK Clock (SCK) high or low time tSCK / 2 - 5 tSCK / 2 + 5 ns — 6 tSU Data setup time (inputs) 3 — ns — 7 tHI Data hold time (inputs) 3 — ns — 8 ta Peripheral access time — 20 ns [4] 9 tdis Peripheral MISO disable time — 20 ns [5] 10 tV Data valid (after SCK edge) — 8 ns [6] 11 tHO Data hold time (outputs) 0 — ns — [1] Input timing assumes an input signal slew rate of 3 ns (20%/80%). [2] Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver. [3] fperiph = Functional clock / (2 ^ PRESCALE) and tperiph = 1 / fperiph [4] Time to data active from high-impedance state [5] Hold time to high-impedance state [6] When operating at 3.3 V I/O supply, this parameter value is 9 ns. NXP Semiconductors IMX93CEC i.MX 93 Applications Processors Data Sheet for Commercial Products IMX93CEC All information provided in this document is subject to legal disclaimers. © 2026 NXP B.V. All rights reserved. Product data sheet Rev. 7 — 12 February 2026 Document feedback 66 / 123 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |