công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

RM0352 bảng dữ liệu(PDF) 100 Page - STMicroelectronics

tên linh kiện RM0352
Giải thích chi tiết về linh kiện  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0352 bảng dữ liệu(HTML) 100 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 96Page - STMicroelectronics RM0352 Datasheet HTML 97Page - STMicroelectronics RM0352 Datasheet HTML 98Page - STMicroelectronics RM0352 Datasheet HTML 99Page - STMicroelectronics RM0352 Datasheet HTML 100Page - STMicroelectronics RM0352 Datasheet HTML 101Page - STMicroelectronics RM0352 Datasheet HTML 102Page - STMicroelectronics RM0352 Datasheet HTML 103Page - STMicroelectronics RM0352 Datasheet HTML 104Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 138 page
background image
SPI (serial peripheral interface)
RM0352
100/138
DocID024647 Rev 1
11
SPI (serial peripheral interface)
The SPI block is an IP provided by ARM (PL022 “PrimeCell
®
Synchronous Serial Port”).
Additional details about its functional blocks may be found in
“ARM PrimeCell®
Synchronous Serial Port (PL022) Technical Reference Manual”.
11.1
Features
The SPI is a master or slave interface that enables synchronous serial communication with
slave or master peripherals having one of the following:
A MOTOROLA SPI-compatible interface
A TEXAS INSTRUMENTS synchronous serial interface
A National Semiconductor MICROWIRE
®
interface.
The SPI interface operates as a master or slave interface. It supports bit rates up to 2 MHz
and higher in both master and slave configurations. The SPI has the following features:
Parallel-to-serial conversion on data written to an internal 16-bit wide, 8-location deep
transmit FIFO
Serial-to-parallel conversion on received data, buffering it in a 16-bit wide, 8-location
deep receive FIFO
Programmable data frame size from 4 to 16 bits
Programmable clock bit rate and prescaler. The input clock may be divided by a factor
of 2 to 254 in steps of two to provide the serial output clock
Programmable clock phase and polarity.
11.2
Clock prescaler
When configured as a master, an internal prescaler is used to provide the serial output
clock. The prescaler may be programmed through the SSPCPSR register to divide the
SSPCLK by a factor of 2 to 254 in steps of two. As least significant bit of the SSPCPSR
register is not used, division by an odd number is impossible and this ensures a symmetrical
(equal mark space ratio) clock is generated.
The output of this prescaler is further divided by a factor 1 to 256, through the programming
of the SSPCR0 control register, to give a final master output clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com