RM0352 datasheet(93/138 Pages) STMICROELECTRONICS

93 / 138 page

DocID024647 Rev 1

93/138

RM0352

I2C bus interface

137

Description:

The I2CMISR register indicates the interrupt sources after masking. For the

description of each single bit, refer to the register I2C_RISR. The output signal

int_gbl is asserted when at least one interrupt source of this register is

pending.

10.2.13

I2C interrupt clear register (I2C_ICR)

Table 83. I2C interrupt clear register (I2C_ICR)

Address:

I2CBaseAddress + 0x38

Type:

Reset:

0x00000000

Description:

The I2C_ICR register indicates the interrupt sources after masking. For the

description of each single bit, refer to the register I2C_RISR. When writing to

this register, each data bit that is set to 1b causes the corresponding bit in the

status registers to be cleared. Data bits that are set to 0b have no effect on the

corresponding bit in the register.

10.2.14

I2C hold time data (I2C_THDDAT)

Table 84. I2C hold time data (I2C_THDDAT)

Address:

I2CBaseAddress + 0x04C

Type:

Reset:

0x00000014

Description:

The I2C_THDDAT register is an 8-bit registers, that controls the hold time data

for F/S mode. The register is read-write.

I2C interrupt clear register (I2C_ICR)

27 26

22 21

14 13 12 11 10

RESERVED

I2C hold time data (I2C_THDDAT)

30 29 28

23 22

18 17 16

13 12 11 10

RESERVED

I2C_THDDAT

RRW

RM0352 bảng dữ liệu(PDF) 93 Page - STMicroelectronics

RM0352 bảng dữ liệu(HTML) 93 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL